


启动设置 默认从NAND flash启动 BOOT_MODE1 BOOT_MODE0 BT_CFG1[4] BT_CFG1[5] BT_CFG1[7] BT_CFG2[3] BT_CFG2[6] BT CFG1[6] USB 0 Х Х Х Х Х Х NAND 1 0 1 0 0 0 0 1 eMMC 0 0 0 1 1 1 1 1 从NAND flash启动:焊R65、R67、R69 从eMMC启动:焊R65、R67、R68、R70、R71 VDD_SNVS_IN BOOT_MODE0 >> BOOT_MODE0 PD (100K) BOOT_MODE1 >> BOOT_MODE1 PD (100K) LCD_DATA4 >> LCD_DATA4 BT_CFG1[4] LCD_DATA5 >> LCD_DATA5 BT_CFG1[5] [5,9] LCD_DATA6 >> LCD_DATA6 BT_CFG1[6] >> LCD_DATA7 BT_CFG1[7] LCD_DATA7 LCD_DATA11 >> LCD_DATA11 BT_CFG2[3] LCD_DATA13 >> LCD_DATA13 BT_CFG2[5] [5,9] LCD_DATA14 >> LCD_DATA14 BT_CFG2[6] LCD_DATA15 >> LCD_DATA15 BT_CFG2[7] 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_EBF6ULL S1 邮票孔核心板 Size A3 Document Number BOOT CFG V1.0 Date: Tuesday, August 06, 2019 Sheet 8 of 10



| TYPE BC QSPI WEIM Serial-ROM | 0/1 DOT_CFG1[7] | 0/1 BOOT_CFG1[6] | 0/1 | 1 | 0 | 0 | 0 | 0 |
|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|
| QSPI WEIM | | BOOT_CFG1[6] | | | | <u> </u> | U | 0 |
| WEIM | 0 | | BOOT_CFG1[5] | BOOT_CFG1[4] | BOOT_CFG1[3] | BOOT_CFG1[2] | BOOT_CFG1[1] | BOOT_CFG1[0] |
| | | 0 | 0 | 1 | Reserved | | DDRSMP: "000" : Default "001-111" | |
| Serial-ROM | 0 | 0 | 0 | 0 | Memory Type: 0 - NOR Flash 1 - OneNAND | Reserved | Reserved | Reserved |
| | 0 | 0 | 1 | 1 | Reserved | Reserved | Reserved | Reserved |
| SD/eSD | 0 | 1 | 0 | Fast Boot: 0 - Regular 1 - Fast Boot | SD/SDXC 00 - Non 01 - High 10 - SDR 11 - SDR | 104 (USDHC3 & 4 Only) | | SD Loopback Clock Source Selffor SDR50 and SDR104 on 0' - through SD pad '1' - direct |
| MMC/eMMC | 0 | 1 | 1 | Fast Boot: 0 - Regular 1 - Fast Boot | SD/MMC Speed 0 - Highl 1- Normal | Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled | SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only) | SD Loopback Clock Source Selfor SDR50 and SDR104 on 0' - through SD pad '1' - direct |
| NAND | 1 | BT_TOGGLEMODE | Pages In 00 - 128 01 - 64 10 - 32 11 - 256 | Block: | Nand Ni 00 - 1 01 - 2 10 - 4 11 - Resi | imber Of Devices: erved | Nand_Row_ai 00 - 3 01 - 2 10 - 4 11 - 5 | ddress_bytes: |
| | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| TYPE | OOT_CFG2[7] | BOOT_CFG2[6] | BOOT_CFG2[5] | BOOT_CFG2[4] | BOOT_CFG2[3] | BOOT_CFG2[2] | BOOT_CFG2[1] | BOOT_CFG2[0] |
| QSPI | Reserved | iSPHS: Half Speed Phase Selection ? select sampling at man-inverted clock : select sampling at Inverted clock | HSDEY: Half Speed Delay selection k 0 : one clock delay 1 : two clock delay | PSPHS: Full Speed Phase Selection) : select sampling at non-inverted cla Li select sampling at inverted clock | ISBLY: Full Speed Delay selection Di one clock delay I: two clock delay | Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz | Reserved | Reserved |
| WEIM | Musing Scheme: 00 - A/D16 01 - A4-DH 10 - A4-DL 11 - Reserved | | OneNam 00 - 1KB 01 - 2KB 10 - 4KB 11 - Rese | d Page Size: erved | Reserved | Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz | Reserved | Reserved |
| Serial-ROM F | Reserved | Reserved | Reserved | Reserved | Reserved | Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz | Reserved | Reserved |
| SD/eSD | '00' - 1 TBD | ration Step | Bus Width: 0 - 1-bit 1 - 4-bit | Port S 00 - e. 01 - e. 10 - R 11 - R | SDHC2 eserved eserved | Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz | SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V | Reserved |
| MMC/eMMC | Reg 100(4): 0003 1-40-4 0003 4-00-4 000 | | | Port Select 00 - ESBHC1 01 - ESBHC2 10 - Reserved 11 - Reserved | | Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz | SDI VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V | Reserved |
| NAND | Toggle Mod 1980 Procedur Drilly Anna Lamony, 1997 35 GAMEZI (2005). 1997 1 GAMEZI (2005). | | | 8007 SEARCH_COUNT. 07-3 81 - 3 15 - 4 11 - 8 | | Boat Frequencies (ARM/DDR) 0 - 509 / 400 MHz 1 - 250 / 200 MHz | Reset Time V - 12ms '1' - 22ms (LBA Nand) | Reserved |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| TYPE BO | OOT_CFG4[7] | BOOT_CFG4[6] | BOOT_CFG4[5] | BOOT_CFG4[4] | BOOT_CFG4[3] | BOOT_CFG4[2] | BOOT_CFG4[1] | BOOT_CFG4[0] |
| (De 0 - | finit-Loop ebug USE only) · Disable Enable | EEPROM Recovery Enable '0' - Disabled '1' - Enabled | CS selec 00 - CS# 01 - CS# 10 - CS# 11 - CS# | #2 | SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit) | | Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved | |
| | _HW_INVALIDATE DISABLE | Reserved | FORCE_COLD_BOOT (Reflected in SBMR2 | BT_FUSE_SEL | DIR_BT_DIS | Reserved | SEC_CONFIG[1] | Reserved |
| 0x460 | Reserved (DDR3 config options) | | | | | | | |
| 0x460 | AG_SMODE[1:0] | WDOG_ENABLE '0' - Disabled '1' - Enabled | SJC_DISABLE | Reserved | Reserved | Reserved | Reserved | Reserved |
| | Reserved | Reserved | | TZASC_ENABLE | JTAG_HEO | KTE | Reserved | DLL_ENABLE 0 - Disable DLL for SD/eMM 1 - Enable DLL for SD/Emm |
| 0x470 DLL 0-L SD/c 1-L SD/c | Override: DLL Slave Mode for /eMMC DLL Override Mode for /eMMC | Reserved | SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V | Reserved | Disable SDMMC Manufacture mode 0 - Enable 1 - Disable | L1 I-Cache DISABLE | BT_MMU _DISABLE | Override Pad Settings (using PAD_SETTINGS valu |
| 0x470 und | | PRE-IDLE STATE | Override HYS bit for SD/MMC pads | USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down | ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup | ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set | USDHC_IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable | BLEISDHC IOMUX SRE Enable 0 - Disable 1 - Enable |
| 0x470 USD (SD/ | DHC_CMD_OE_PRE_EN /MMC debug) | LPB_BOOT (Co '00" - LPB Disol '01' - 1 GPIO (c '10' - Div by2 '11' - Div by 4 | re / DDR-Bus) ele ef freq) | BT_LPB_POLARITY (GPIO polarity) | POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED) | | | |
| 0x470 Over | erride NAND Pad Settings ing PAD_SETTINGS value) | MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value. | | | | | | fuse bit value. |