

野火_i.MX 6ULL核心板_原理图_v1.0

目录

Page 1	目录
Page 2	历史版本
Page 3	CPU电源
Page 4	CPU PERI x1
Page 5	CPU PERI x2
Page 6	DDR3L
Page 7	eMMC/NAND FLAH
Page 8	BOOT CFG
Page 9	引出IO
Page 10	FUSE MAP
Page 11	
Page 12	

历史版本				
版本号	日期	设计	描述	
V1.0	2019-05-30	cancore	初始版本	
V1.0	2019-12-31	cancore	整理对外发布，稳定版	

东莞野火电子技术有限公司
https://fire-stm32.taobao.com

野火_LMX 6ULL核心板_原理图

A3

历史版本


V1.0

Tuesday, December 31, 2019


2

10



电源供电




SD3.0供电切换电路




MPU电源




MX6ULL




ADC供电




GPIO



可以接nand flash也可以接eMMC




摄像头-8bit




SD3.0


NVCC SD供电可以3.3/1.8V自由切换



USB




100M MII/RMII以太网




LCD888-24bit

最高支持分辨率为1366*768


最高支持像素时钟为85MHz




DDR3L
默认容量为512M字节，16位宽，低电压1.35V



CLK终端电阻:R45靠近DDR3放置



DDR3参考电压





东莞野火电子技术有限公司
https://fire-stm32.taobao.com

野火_i.MX6ULL核心板_原理图


A3	DDR3L	V1.0
Monday, November 25, 2019		6 10

默认容量为8G字节



NAND FLASH

默认容量为256M字节, 8bit





启动设置

默认从NAND flash启动

	BOOT_MODE1	BOOT_MODE0	BT_CFG1 [4]	BT_CFG1 [5]	BT_CFG1 [6]	BT_CFG1 [7]	BT_CFG2 [3]	BT_CFG2 [6]
USB	0	1	X	X	X	X	X	X
NAND	1	0	1	0	0	1	0	0
eMMC	1	0	0	1	1	0	1	1

从NAND flash启动:焊R65、R67、R69
从eMMC启动:焊R65、R67、R68、R70、R71





→ LCD_DATA[0:23] 共用

↔ MI_DATA[4:7] 共用

深圳市天电子技术有限公司 http://www.sztdz.com.cn			
型号: MI00000000-00_00 原理图			
A1	信号ID	V1.0	
Monday, November 25, 2019		0	10

FUSE MAP

	0/1	0/1	0/1	1	0	0	0	0
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved	DDRSMP: "000": Default "001-111"		
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDMC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable "1" - No power cycle "0" - Disabled via USDMC_ACS pin (USDMCCT & 4 only)	SD Loopback Clock Source Selects SDR50 and SDR104 only "1" - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable "1" - No power cycle "0" - Disabled via USDMC_ACS pin (USDMCCT & 4 only)	SD Loopback Clock Source Selects SDR50 and SDR104 only "1" - direct
NAND	1	BT_TOGGLEMODE	Pages in Block: 00 - 32B 01 - 64 10 - 32 11 - 256		Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand, Row, address, bytes: 00 - 2 01 - 2 10 - 4 11 - 5		

	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	USPD: Full Speed Phase Selection 1 - select sampling at non-inverted clock 2 - select sampling at inverted clock	USDC1: Full Speed Delay, select 1 - two clock delay	USPD: Full Speed Phase Selection 1 - select sampling at non-inverted clock 2 - select sampling at inverted clock	USDC1: Full Speed Delay, select 1 - two clock delay	Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Memory Scheme: 00 - A+D16 01 - A+D8 10 - A+D4 11 - Reserved		OneBank Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step "00" - 1 TBD		Bus Width: 0 - 1-bit 1 - 4-bit		Post Delay: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD VOLTAGE SELECTION "0" - 3.3V "1" - 1.8V	Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit SDP (MMC 4.4) 110 - 8-bit SDP (MMC 4.4) 111 - reserved		Post Delay: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD VOLTAGE SELECTION "0" - 3.3V "1" - 1.8V	Reserved	
NAND	Toggle Mode 133MHz Read Latency: "000" - 10 GPWCLK cycles "001" - 1 GPWCLK cycles "010" - 3 GPWCLK cycles "011" - 3 GPWCLK cycles "100" - 4 GPWCLK cycles "101" - 5 GPWCLK cycles "110" - 6 GPWCLK cycles "111" - 7 GPWCLK cycles				BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Boot Frequencies (ARM/D3H) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Time "0" - 1ms "1" - 20ms (LBA NAND)	Reserved

	0	0	0	0	0	0	0	0
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)			Port Select: 000 - eCSPI2 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/eMMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SFT_GPR1_16 0 - Set 1 - Don't set	USDMC_IOMUX_SION_BIT_ENABLE/SDHC_IOMUX_SRE Enable 0 - Disable 1 - Enable	
0x470	USDMC_CMD_OE_PRE_EN (SD/eMMC debug)	LPB_BOOT (Core / DDR - Bus) LPB Disable '01' - 1 GHz (def freq) '10' - Div by 2 '11' - Div by 4		BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)			
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						