



野火_i.MX 6UL核心板_原理图_V1.0 目录 目录 Page 1 历史版本 Page 2 CPU电源 Page 3 CPU PERI x1 Page 4 CPU PERI x2 Page 5 Page 6 DDR3L Page 7 eMMC/NAND FLAH Page 8 BOOT CFG 引出IO Page 9 Page 10 FUSE MAP Page 11 Page 12 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_i.MX 6ULL核心板_原理图 Size Document Number A3 目录 Rev V1.0 Date: Tuesday, May 18, 2021 Sheet 1 of 10















启动设置 默认从NAND flash启动 BOOT_MODE1 BOOT_MODE0 BT_CFG1[4] BT_CFG1[5] BT_CFG1[6] BT_CFG1[7] BT_CFG2[3] BT_CFG2[6] USB 0 Х Х Х х Х Х NAND 1 0 1 0 0 0 0 1 eMMC 1 0 0 1 0 1 1 1 VDD_SNVS_IN
 R64
 → R65
 → R66
 → R67
 → R68
 → R69
 → R71
 → R169
 → R170

 NC10K
 NC BOOT_MODE0 >> BOOT_MODE0 PD (100K) BOOT_MODE1 >> BOOT_MODE1 PD (100K) LCD_DATA4 >> LCD_DATA4 BT_CFG1[4] LCD_DATA5 >> LCD_DATA5 BT_CFG1[5] [5,9] LCD_DATA6 >> LCD_DATA6 BT_CFG1[6] LCD_DATA7 >> LCD_DATA7 BT_CFG1[7] LCD_DATA11 >> LCD_DATA11 BT_CFG2[3] LCD_DATA13 >> LCD_DATA13 BT_CFG2[5] [5,9] LCD_DATA14 >> LCD_DATA14 BT_CFG2[6] LCD_DATA15

LCD_DATA15 BT_CFG2[7] 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_i.MX 6ULL核心板_原理图 Document Number Rev V1.0 BOOT CFG Date: Tuesday, May 18, 2021 Sheet 8 of 10



	0/1	0/1	0/1	1	0	0	0	0
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXI 00 - Nor 01 - Hig 10 - SDR 11 - SDR	C Speed mal/SDR12 h/SDR25 i50	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selfor SDR50 and SDR104 o 0" - through SD pad "1" - direct
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selfor SDR50 and SDR104 o 0' - through SD pad 1' - direct
NAND	1	BT_TOGGLEMODE	Pages Ir 00 - 128 01 - 64 10 - 32 11 - 256	n Block: 3	Nand Ni 00 - 1 01 - 2 10 - 4 11 - Res	imber Of Devices:	Nand Row_a 00 - 3 01 - 2 10 - 4 11 - 5	ddress_bytes:
	0	0	0	0	1	0	0	0
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0
QSPI	Reserved	HSPHS: Half Speed Phase Selection 7 : select sampling at non-inverted clo 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection ck: 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling of non-invested cld 1: select sampling of inverted clock	PSDLY: Full Speed Delay selection Bit one clock delay L: two clock delay	Boot Frequencies (ARM/0DR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Muxing 00 - A/ 01 - A+ 10 - A+ 11- Res	Scheme: D16 DH DL erved	OneNan 00 - 1KE 01 - 2KE 10 - 4KE 11 - Res	nd Page Size: 3 3 3 3 3 3 3	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Cali '00' - 1 TBD	bration Step	Bus Width: 0 - 1-bit 1 - 4-bit		elect: SDHC1 SDHC2 eserved eserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC	B. as defended. 0003 - Deler 0011 - deler			Fort Select: 00 -eSDHCI 01 -eSDHCI 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DOR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
NAND	To age Audio 2 (Add F) remains these, freed tumory colors of an artist of the colors o			8007 SEARCH_COUNT: 07 2 07 - 2 12 - 2 13 - 8		Boat Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0'- 12ms 1'- 22ms (LBA Nand)	Reserved
	0	0	0	0	0	0	0	0
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS selec 00 - CS+ 01 - CS+ 10 - CS+ 11 - CS+	#2	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSP11 001 - eCSP12 010 - eCSP13 011 - eCSP14 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460				Reserved (E	DR3 config options)			
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/eN 1 - Enable DLL for SD/Em
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT MMU _DISABLE	Override Pad Settings (using PAD_SETTINGS va
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K_pullup 1 - 22K_pullup	ADD DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable	BLEISDHC IOMUX SRE Enab 0 - Disable 1 - Enable
	USDHC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (0. '00"- LPB Disc '01' - 1 GPIO ('10' - Div by 2 '11' - Div by 4	ore / DDR- Bus) ible idef freq)	BT_LPB_POLARITY	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)			
0x470	(SD/MMC debug)	'10' - Div by2 '11' - Div by 4		(GPIO polarity)		meserred iron		

4

3

2

5

D

В

东兜野火电子技术有限公司 https://fine-abm32 tackbas.com

Title 野火LMX GUL性心板。原理图

Size Document Number V1.0

Date: Tuesday, May 18, 2021 Sheet 10 of 10