

















USE MAP									
	0/1	0/1	0/1	1	0	0	0	0	
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0	
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"		
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved	
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	
SD/eSD	0 1		0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXI 00 - Nor 01 - Hig 10 - SDR 11 - SDR	C Speed mal/SDR12 h/SDR25 150 1104	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selffor SDR30 and SDR104 on '0' - through SD pad '1' - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC, RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Selffor SDRS0 and SDR104 on '0' - through SD pad '1' - direct	
NAND	1	BT_TOGGLEMODE	Pages II 00 - 128 01 - 64 10 - 32 11 - 256	n Block: 3	Nand Ni 00 - 1 01 - 2 10 - 4 11 - Res	imber Of Devices:	Nand Row_a 00 - 3 01 - 2 10 - 4 11 - 5	ddress_bytes:	
	0	0	0	0	1	0	0	0	
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved	HSPHS: Half Speed Phase Selection 12: select sampling at non-inverted clo 12: select sampling at inverted clock	HSDLY: Half Speed Delay selection is 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted cld 1: select sampling at inverted clock	PSDLY: Full Spired Delay selection Bit one clock delay L: two clock delay	Boot Frequencies (ARM/ODR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
WEIM	Muxing 00 - A/L 01 - A+L 10 - A+L 11- Res	Scheme: 116 DH DL erved	OneNar 00 - 1KE 01 - 2KE 10 - 4KE 11 - Res	nd Page Size: 3 3 3 3 8 erved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	
SD/eSD	SD Calibration Step '00' - 1 TBD		Bus Width: Ponts 0 - 1-bit 00 - s 1 - 4-bit 10 - R 11 - 8-bit 11 - R		SDHC2 0 - 500 / 400 MHz Inserved 1 - 250 / 200 MHz Inserved		SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	
MMC/eMMC	Bus Wieh: 000-1-bit 001-4-bit 010-8-bit 101-4-bit DOR (MMC 4.4) 110-8-bit DOR (MMC 4.4) Else reserved.			Port Select 00 - ESDHC1 01 - ESDHC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	
NAND	Project Maker 11100 / Pre-mails Delay, Read 1007 - EGMECK System 1007 - EGMECK System 1007 - COMMECK System 1007 - COMMECK System 1007 - COMMECK System 1007 - EGMECK System 1007 - EGMECK System 1007 - COMMECK System 1007 - COMMECK System 1007 - COMMECK System 1007 - COMMECK System		# Latency: D2OT 00-2-2 01-2-2 12-8		SEARCH_COUNT:	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time U - 12ms 1' - 22ms (LBA Nand)	Reserved	
	0	0	0	0	0	0	0	0	
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]	
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS selec 00 - CSi 01 - CSi 10 - CSi 11 - CSi	#2	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSPl1 001 - eCSPl2 010 - eCSPl3 011 - eCSPl4 100 - Reserved 101 - Reserved 110 - Reserved		
0x460	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	
0x460	Reserved (DDR3 config options)								
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved	
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMN 1 - Enable DLL for SD/Emm	
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU _DISABLE	Override Pad Settings (using PAD_SETTINGS valu	
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable	BLEJSDHC IOMUX SRE Enable 0 - Disable 1 - Enable	
	USDHC_CMD_OE_PRE_EN		BT_LPB_POLARITY (GPIO polarity)	POWER_MING_CFG (LDO's DCDC's) (Reserved - NÖT USED)					
0x470		'11' - Div by 4							

D

В

	东莞野火电子技术有限 https://fire-stm32.taoba					
野火_LMX 6UL核心板_原理图						
A2	FUSE MAP		V1.0			
Monday, November 25, 2019 10						