

Submitted in partial fulfillment of the course requirements For CSARCH1

Daniel Gavrie Y. Clemente

Ms. Francesca Laguna April 5, 2024

Table of Contents

| Table of Contents | 2 |
|---|----|
| Chapter 1: The Project and Its Background | 3 |
| Introduction | |
| Chapter 2: Circuit Design | |
| Logic Circuit | |
| Chapter 3: Verilog Observations | |
| Verilog Code | |
| Output | |
| WaveForm | 18 |
| Reference List | 19 |

Chapter 1: The Project and Its Background


Introduction

The Euler's totient function, also known as the phi (φ) function, is a number theoretic function that has a deep relationship with prime numbers and the order of integers. It is defined as the number of positive integers less than a given integer n that are coprime to n. For example, the totient of 10 is four because four positive integers are less than 10 (1, 3, 7, and 9) that are co-prime to 10 (*Euler's Totient Function and Euler's Theorem*, n.d.).

The project uses Euler's Totient Function to create a counter showing the Totient numbers from 1 to 16. It will be tested against a test bench to determine whether the project waveform matches the waveform of the test bench.

Chapter 2: Circuit Design


Logic Circuit



The circuit diagram above shows how Euler's Totient Function counter uses logic gates consisting of AND gates, OR gates, NOT gates, and T Flip-Flops with a clock and a reset input.

Chapter 3: Verilog Observations

Verilog Code



```
$finish;
 end
endmodule
*/
module EulerTotient(R, clk 0, A, B, C, D, E, F, G);
 input R, clk 0;
 output A, B, C, D, E, F, G;
 wire T4 Q, and 58 out, T5 Q, not 88 out, and 54 out, or 6 out, and 57 out, not 82 out,
and 52 out, not 78 out, and 49 out, or 5 out, not 76 out, and 48 out, and 47 out,
not 74 out, and 46 out, and 45 out, or 4 out, and 44 out, and 43 out, not 68 out,
and 41 out, not 66 out, and 40 out, not 61 out, and 37 out, and 35 out, or 3 out,
and 34 out, and 33 out, not 51 out, and 32 out, not 49 out, and 31 out, not 46 out,
and 30 out, and 29 out, not 42 out, and 27 out, and 23 out, or 2 out, and 22 out,
not 34 out, and 20 out, not 32 out, and 19 out, and 17 out, or 1 out, and 16 out,
and 15 out, not 21 out, and 14 out, not 19 out, and 13 out, not 16 out, and 12 out,
and 9 out, or 0 out, and 8 out, and 7 out, not 8 out, and 5 out, not 6 out, and 4 out,
not_2_out, and_1_out, not_86_out, and_53_out, and_56_out, not_83_out, and_55_out,
and 51 out, and 50 out, not 75 out, not 72 out, not 70 out, and 42 out, not 59 out,
and 36 out, not 58 out, not 47 out, not 44 out, and 28 out, not 40 out, and 26 out,
```

```
not 38 out, not 36 out, and 21 out, not 29 out, and 18 out, not 20 out, not 17 out,
and 11 out, not 14 out, and 10 out, not 12 out, not 10 out, and 6 out, not 0 out,
and 0 out, T1 Q, T2 Q, and 60 out, T3 Q, and 59 out, not 84 out, not 81 out,
not 79 out, not 71 out, and 39 out, not 63 out, and 38 out, not 60 out, not 56 out,
not 54 out, not 45 out, not 41 out, not 35 out, not 33 out, and 25 out, not 27 out,
and 24 out, not 22 out, not 18 out, not 11 out, and 3 out, not 3 out, and 2 out,
not 1 out, not 85 out, not 80 out, not 73 out, not 69 out, not 65 out, not 55 out,
not 52 out, not 50 out, not 43 out, not 37 out, not 30 out, not 28 out, not 25 out,
not 23 out, not 15 out, not 13 out, not 9 out, not 5 out, not 89 out, not 87 out,
not 77 out, not 67 out, not 64 out, not 62 out, not 57 out, not 53 out, not 48 out,
not 39 out, not 31 out, not 26 out, not 24 out, not 7 out, not 4 out, const 0;
 TflipFlop T4(T4 Q, , clk 0, and 59 out, R, , );
 assign and 58 out = T2 Q \& T1 Q \& T3 Q \& T4 Q;
 TflipFlop T5(T5 Q, , clk 0, and 58 out, R, , );
 assign not 88 out = \simT5 Q;
 assign and 54 out = not 88 out & T3 Q & T1 Q;
 assign or 6 out = and 52 out | and 55 out | and 56 out | and 57 out | and 53 out |
and 54 out;
   always @ (*)
    or 0 out, or 1 out, or 2 out, or 3 out, or 4 out, or 5 out, or 6 out, );
 assign and 57 out = T5 Q & not 85 out;
```

```
assign not 82 out = \simT5 Q;
 assign and 52 out = not 82 out & T2 Q;
 assign not 78 out = \simT5 Q;
 assign and 49 out = not 78 out & T3 Q & T2 Q;
 assign or 5 out = and 46 out | and 47 out | and 48 out | and 49 out | and 50 out |
and 51 out;
assign not 76 out = \simT5 Q;
 assign and 48 out = not 76 out & T3 Q & not 77 out;
assign and 47 out = T5 Q & not 75 out;
assign not 74 out = \simT5 Q;
assign and 46 out = not 74 out & T4 Q;
assign and 45 out = T5 Q & not 73 out & T1 Q;
assign or 4 out = and 36 out | and 37 out | and 38 out | and 39 out | and 40 out |
and 41 out | and 42 out | and 43 out | and 44 out | and 45 out;
 assign and 44_out = T5_Q & not_72_out & T1_Q;
 assign and 43_out = T5_Q & not_70_out & not_71_out;
 assign not 68 out = \simT5 Q;
assign and 41 out = not 68 out & T4 Q & T3 Q;
assign not 66 out = \simT5 Q;
assign and 40_out = not_66_out & T4_Q & not_67_out;
assign not_61_out = \simT5_Q;
 assign and 37 out = not 61 out & T2 Q & not 62 out;
 assign and 35 out = not 58 out & T5 Q & T2 Q & T1 Q;
```

```
assign or 3 out = and 26 out | and 27 out | and 28 out | and 29 out | and 30 out |
and 31 out | and 32 out | and 33 out | and 34 out | and 35 out;
 assign and 34 out = not 56 out & T5 Q & T2 Q & not 57 out;
 assign and 33 out = not 54 out & T5 Q & not 55 out & T1 Q;
 assign not 51 out = \simT5 Q;
 assign and 32 out = T4 Q & not 51 out & not 52 out & not 53 out;
 assign not 49 out = \simT5 Q;
 assign and 31 out = T3 Q & not 49 out & not 50 out & T1 Q;
 assign not 46 out = \simT5 Q;
 assign and 30 out = not 47 out & not 46 out & T2 Q & not 48 out;
 assign and 29 out = T5 Q & not 44 out & not 45 out;
 assign not 42 out = \simT5 Q;
 assign and 27_out = not 42_out & T4 Q & T3 Q;
 assign and 23 out = T5 Q & not 38 out & not 39 out;
 assign or 2 out = and 24 out | and 25 out | and 18 out | and 19 out | and 20 out |
and_21_out | and_22_out | and_23_out;
 assign and 22 out = T5 Q & not 36 out & not 37 out;
 assign not 34 out = \simT5 Q;
 assign and 20 out = not 34 out & T4 Q & T1 Q;
 assign not 32 out = \simT5 Q;
 assign and 19_out = not_32_out & T4_Q & not_33_out;
 assign and 17 out = T5 Q & T3 Q & not 26 out;
 assign or 1 out = and 10 out | and 11 out | and 12 out | and 13 out | and 14 out |
```

```
and 15 out | and 16 out | and 17 out;
 assign and 16 out = T5 Q & T3 Q & not 25 out;
 assign and 15 out = T5 Q & not 23 out & not 24 out;
 assign not 21 out = \simT5 Q;
 assign and 14 out = not 21 out & not 22 out & T1 Q;
assign not 19 out = \simT5 Q;
 assign and 13 out = not 19 out & not 20 out & T1 Q;
 assign not 16 out = \simT5 Q;
assign and 12 out = not 16 out & not 17 out & not 18 out;
 assign and 9 out = T5 Q & not 13 out & T1 Q;
assign or 0 out = and 0 out | and 1 out | and 2 out | and 3 out | and 4 out | and 5 out |
and 6 out | and 7 out | and 8 out | and 9 out;
assign and 8 out = T5 Q & not 12 out & T1 Q;
 assign and 7 out = T5 Q & not 10 out & not 11 out;
 assign not_8_out = \simT5_Q;
 assign and _5_out = not _8_out & T4_Q & T3_Q;
 assign not 6 out = \simT5 Q;
assign and 4_out = not_6_out & T4_Q & not_7_out;
assign not 2 out = \simT5 Q;
 assign and 1_out = not_2_out & T2_Q & not_89_out;
assign not_86_out = \simT4_Q;
 assign and 53 out = not 86 out & T2 Q & not 87 out;
 assign and 56 out = T4 Q \& not 84 out;
```

```
assign not 83 out = \simT4 Q;
assign and 55 out = not 83 out & T3 Q;
assign and 51 out = T4 Q \& not 81 out \& T1 Q;
assign and 50 out = T4 Q & not 79 out & not 80 out;
assign not 75 out = \simT4 Q;
assign not 72 out = \simT4 Q;
assign not 70 out = \simT4 Q;
assign and 42 out = T4 Q \& T3 Q \& not 69 out;
assign not 59 out = \simT4 Q;
assign and 36_out = not_59_out & not_60_out & T2_Q;
assign not 58 out = \simT4 Q;
assign not 47 out = \simT4 Q;
assign not 44 out = \simT4 Q;
assign and 28 out = T4 Q \& T3 Q \& not 43 out;
assign not_40_out = \simT4_Q;
assign and 26_out = not_40_out & not_41_out & T2_Q;
assign not 38 out = \simT4 Q;
assign not 36 out = \simT4 Q;
assign and 21 out = T4 Q \& not 35 out \& T1 Q;
assign not _{29} out = \sim T4_{Q};
assign and 18_out = not_29_out & not_30_out & not_31_out;
assign not_20_out = \simT4_Q;
assign not 17 out = \simT4 Q;
```

```
assign and 11 out = T4 Q \& T2 Q;
assign not 14 out = \simT4 Q;
assign and 10 out = not 14 out & not 15 out;
assign not 12 out = \simT4 Q;
assign not 10 out = \simT4 Q;
assign and 6 out = T4 Q \& T3 Q \& not 9 out;
assign not 0 out = \simT4 Q;
assign and 0 out = not 0 out & not 1 out & T2 Q;
TflipFlop T1(T1_Q,, clk_0, const_0, R,,);
TflipFlop T2(T2_Q, , clk_0, T1_Q, R, , );
assign and 60 out = T2 Q \& T1 Q;
TflipFlop T3(T3 Q, clk 0, and 60 out, R, );
assign and 59 out = T3 Q & T2 Q & T1 Q;
assign not 84 out = \simT3 Q;
assign not 81 out = \simT3 Q;
assign not_79_out = \simT3_Q;
assign not 71 out = \simT3 Q;
assign and 39 out = T3_Q & not_65_out & T1_Q;
assign not 63 out = \simT3 Q;
assign and _38_out = not _63_out & T2_Q & not _64_out;
assign not_60_out = \simT3_Q;
assign not 56 out = \simT3 Q;
assign not 54 out = \simT3 Q;
```

```
assign not 45 out = \simT3 Q;
assign not 41 out = \simT3 Q;
assign not 35 out = \simT3 Q;
assign not 33 out = \simT3 Q;
assign and 25_out = T3_Q & T2_Q;
assign not_27_out = \simT3_Q;
assign and 24 out = not 27 out & not 28 out;
assign not 22 out = \simT3 Q;
assign not 18 out = \simT3 Q;
assign not_11_out = \simT3_Q;
assign and _3_out = T3_Q & not_5_out & T1_Q;
assign not 3 out = \simT3 Q;
assign and 2_out = not_3_out & T2_Q & not_4_out;
assign not 1 out = \simT3 Q;
assign not_85_out = \simT2_Q;
assign not_80_out = \simT2_Q;
assign not 73 out = \simT2 Q;
assign not_69_out = \simT2_Q;
assign not 65 out = \simT2 Q;
assign not_55_out = \simT2_Q;
assign not_52_out = \simT2_Q;
assign not 50 out = \simT2 Q;
assign not 43 out = \simT2 Q;
```

```
assign not_37_out = \simT2_Q;
assign not_30_out = \simT2_Q;
assign not 28 out = \simT2 Q;
assign not 25 out = \simT2 Q;
assign not_23_out = \simT2_Q;
assign not_15_out = \simT2_Q;
assign not_13_out = \simT2_Q;
assign not_9_out = \simT2_Q;
assign not_5_out = \simT2_Q;
assign not_89_out = \simT1_Q;
assign not_87_out = \simT1_Q;
assign not 77 out = \simT1 Q;
assign not_67_out = \simT1_Q;
assign not 64 out = \simT1 Q;
assign not_62_out = \simT1_Q;
assign not_57_out = \simT1_Q;
assign not 53 out = \simT1 Q;
assign not_48_out = \simT1_Q;
assign not 39 out = \simT1 Q;
assign not_31_out = \simT1_Q;
assign not_26_out = \simT1_Q;
assign not_24_out = \simT1_Q;
assign not 7 out = \simT1 Q;
```


```
assign not_4_out = \simT1_Q;
assign const_0 = 1'b1;
assign A = or_0_out;
assign B = or_1_out;
assign C = or_2_out;
assign D = or_3_out;
assign E = or_4_out;
assign F = or_5_out;
assign G = or_6_out;
endmodule
    module TflipFlop(q, q_inv, clk, t, a_rst, pre, en);
     parameter WIDTH = 1;
     output reg [WIDTH-1:0] q, q_inv;
     input clk, a_rst, pre, en;
     input [WIDTH-1:0] t;
     always @ (posedge clk or posedge a_rst)
      if (a rst) begin
        q \le 'b0;
        q_{inv} \le b1;
       end else if (en == 0);
       else if (t) begin
```

```
q \le q \land t; q_{inv} \le \sim q \land t; end end module
```


Above are the modules of the exported Verilog file from CircuitVerse. The generated Verilog file also provides the number of gates used in the logic circuit. As seen below, there are 158 logic gates, one clock, 5 T Flip-flops, and one 7-segment display.

```
/*
   Element Usage Report
   Clock - 1 times
   TflipFlop - 5 times
   AndGate - 61 times
   NotGate - 90 times
   OrGate - 7 times
   SevenSegDisplay - 1 times
   Input - 1 times
   ConstantVal - 1 times
*/
```

Output



WaveForm



Reference List

Euler's totient Function and Euler's Theorem. (n.d.).

 $https://www.doc.ic.ac.uk/\!\!\sim\!\!mrh/330tutor/ch05s02.html$