

Submitted in partial fulfillment of the course requirements For CSARCH1

Daniel Gavrie Y. Clemente

Jan Robee E. Feliciano

Derrick M. Valdellon

Ms. Francesca Laguna

March 22, 2024

Table of Contents

lable of Contents	
Chapter 1: The Project and Its Background	3
Introduction	
Chapter 2: Circuit Design	3
Karnaugh Maps	
Logic Circuit	10
Chapter 3: Verilog Observations	
Verilog Code	11
WaveForms	36
Reference List	37

Chapter 1: The Project and Its Background

Introduction

Bo Bing, also known as the Mooncake Festival Dice Game, is a customary game that originates from China and is played during the Mooncake Festival, also known as the Mid-Autumn Festival. According to cultural traditions, the game involves the rolling of six six-sided dice in an attempt to test one's luck and win prizes. Players take turns rolling the dice into a bowl made of ceramic or glass, which is placed on a table. The prizes awarded to the players are determined based on the combination of numbers displayed on the dice. The game

typically requires a minimum of three players and can be enjoyed by individuals of all age groups (*A Beginner's Guide to the Mooncake Dice Game*, 2022).

The project will simulate the Mooncake Festival Dice Game and implement the scoring logic based on the rolled dice values. It will be tested against a test bench to determine whether the project waveform matches the waveform of the test bench.

Chapter 2: Circuit Design

Karnaugh Maps

The Karnaugh Map shows which signals would have a value based on the input or the dice rolled. The K-Map helps us map out the logic in which dice were rolled and will return the appropriate prize number.

f			001	011	010	110	111	101	100
a,b,c 0	00	0		0		0		0	
0	01		0		0		0	0	0
0	11	0		0		0		0	
0	10		0		0		0	0	0
1	10	0		0		0	1	0	
1	11		0	1	0	1	0	1	0
10	01	0		0	0	0	1	0	
10	00		0		0		0	0	0

f(a, b, c, d, e, f) = a'bcdef + ab'cdef + abc'def + abcd'ef + abcde'f + abcdef'

The Karnaugh map (KMap) above displays the logic for obtaining the five inputs of the same number for the scoring system based on the specifications. The inputs can be used to determine whether the roll is for the 1st place prize.

			001	011	010	110	111	101	100	
a,b,c 0	000	0		0	0	0		0		
C	001	0	0	0	0	0	1	0	0	
C)11	0		1	0	1		1	0	
C	010	0	0	0	0		1	0	0	
1		0		1	0	1		1	0	
1	111		1	0	1		0		1	
1		0	0	1	0	1	0	1	0	
1	00	0	0	0	0	0	1	0	0	

$$f(a, b, c, d, e, f) = a'bc'def + a'bcd'ef + a'bcde'f + a'bcdef' + ab'c'def + ab'cd'ef + ab'cde'f +$$

$$ab'cdef' + abc'd'ef + abc'de'f + abc'def' + abcd'ef' + abcd'ef' + abcd'ef'$$

The KMap above displays the logic for the 4-input decoder. The equation above determines when there are four inputs of the same number. This can be used to determine the first-place prize if the four inputs result in four 4-faces or the fourth-place prize if there are four inputs of the same number except four.

f	d,e,f 000	001	011	010	110	111	101	100
a,b,c 000	0		0		0		0	
001	0	0	1	0	1	0	1	0
011	1 0		0	1	0		0	1
010	0	0	1	0	1	0	1	0
110	0	1	0	1	0		0	1
111	1 1	0	0	0	0	0		0
101	1 0	1	0		0		0	
100	0 0	0	1	0	1	0	1	0

$$f(a, b, c, d, e, f) = a'b'c'def + a'b'cd'ef + a'b'cde'f + a'b'cdef' + a'bc'd'ef + a'bc'de'f + a'bc'def' + a'bc'def' + a'bcd'ef' + a'bcd'ef' + ab'c'd'ef + ab'c'd'ef' + ab'c'd'ef' + ab'c'd'ef' + ab'c'd'ef' + abc'd'ef' + abc'd'ef' + abc'd'ef' + abc'd'ef'$$

The KMap above displays the logic behind getting the prize for a 3-input decoder. It can be used to determine the third-place prize when the input is three 4-face dice.

	d,e,f 000	001	011	010	110	111	101	100
a,b,c	0		1	0	1		1	
001		1	0	1	0	0	0	1
011	1	0	0	0	0		0	0
010	0	1	0	1	0	0		1
110	1	0	0	0	0		0	0
111	0	0		0		0		0
101	1	0	0		0		0	
100	0	1	0	1	0	0		1

f(a, b, c, d, e, f) = a'b'c'd'ef + a'b'c'de'f + a'b'c'def' + a'b'cd'ef' + a'b'cd'ef' + a'b'cd'ef' + a'bc'd'ef' + a'bc'd'ef' + a'bc'd'ef' + ab'c'd'ef' + ab'c'd'


The Karnaugh Map shows the logic for the 2-input decoder. This is used to help determine when the inputs are two 4-face dice.

f d,e,f		001	011	010	110	111	101	100
a,b,c 000		1	0	1	0	0	0	1
001	1	0	0	0	0	0	0	0
011	0	0	0	0	0	0	0	0
010	1	0	0	0	0	0	0	0
110	0	0	0	0	0	0	0	0
111	0	0	0	0	0	0	0	0
101	0	0	0	0	0	0	0	0
100	1	0	0	0	0	0	0	0

f(a, b, c, d, e, f) = a'b'c'd'e'f + a'b'c'd'ef' + a'b'c'de'f' + a'b'cd'e'f' + a'bc'd'e'f' + ab'c'd'e'f'

The KMap above displays the logic behind the one-input decoder. The whole boolean equation evaluates to true when only one of the variables a,b,c,d,e,f evaluates to true—which happens when the die corresponding to that variable is a 4-face. This is used to determine the sixth-place prize.

Logic Circuit



Based on the Karnaugh maps we made, we created a circuit design showing the scoring system based on the dice rolled and the corresponding combinations of dice rolled to show which price will be given.

Chapter 3: Verilog Observations

Verilog Code

```
module main(D2, D6, D3, D4, D1, D5, inp 6);
 input [2:0] D2, D6, D3, D4, D1, D5, inp 6;
 wire Decoder 6 out 0, Decoder 6 out 1, Decoder 6 out 2, Decoder 6 out 3,
Decoder 6 out 4, Decoder 6 out 5, Decoder 6 out 6, Decoder 6 out 7, Decoder 4 out 0,
Decoder 4 out 1, Decoder 4 out 2, Decoder 4 out 3, Decoder 4 out 4, Decoder 4 out 5,
Decoder 4 out 6, Decoder 4 out 7, or 1 out, or 2 out, or 3 out, or 4 out, or 5 out,
or 6 out, or 7 out, or 8 out, \6 out, \5 out, \4 out, \3 out, \2 out, \1 out,
Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2, Decoder 1 out 3, Decoder 1 out 4,
Decoder 1 out 5, Decoder 1 out 6, Decoder 1 out 7, or 0 out, Decoder 3 out 0,
Decoder 3 out 1, Decoder 3 out 2, Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5,
Decoder 3 out 6, Decoder 3 out 7, Decoder 2 out 0, Decoder 2 out 1, Decoder 2 out 2,
Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6, Decoder 2 out 7,
Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2, Decoder 5 out 3, Decoder 5 out 4,
Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7, Decoder 0 out 0, Decoder 0 out 1,
Decoder 0 out 2, Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5, Decoder 0 out 6,
Decoder 0 out 7;
 Decoder 8 #(3) Decoder 6 (Decoder 6 out 0, Decoder 6 out 1, Decoder 6 out 2,
Decoder 6 out 3, Decoder 6 out 4, Decoder 6 out 5, Decoder 6 out 6, Decoder 6 out 7,
inp 6);
 Multiplexer8 Multiplexer 0(, Decoder 6 out 0, Decoder 6 out 1, Decoder 6 out 2,
```

```
Decoder 6 out 3, Decoder 6 out 4, Decoder 6 out 5, Decoder 6 out 6, Decoder 6 out 7,
);
 Decoder 8 #(3) Decoder 4 (Decoder 4 out 0, Decoder 4 out 1, Decoder 4 out 2,
Decoder 4 out 3, Decoder 4 out 4, Decoder 4 out 5, Decoder 4 out 6, Decoder 4 out 7,
D5);
 assign or 1 out = Decoder 3 out 0 \mid Decoder 3 out 7 \mid Decoder 4 out 0 \mid
Decoder 4 out 7 | Decoder 5 out 0 | Decoder 5 out 7;
 assign or 2 out = or 0 out | or 1 out;
 assign or 3 out = \setminus 1 out | or 2 out;
       always @ (*)
       $display("DigitalLed:P1=%d", or 3 out);
 assign or 4 out = \2 out | or 2 out;
       always @ (*)
       $display("DigitalLed:P2=%d", or 4 out);
 assign or 5 out = \3 out | or 2 out;
       always @ (*)
       $display("DigitalLed:P3=%d", or_5_out);
 assign or 6_{out} = 4_{out} \mid or_2_{out};
       always @ (*)
```

```
$display("DigitalLed:P4=%d", or 6 out);
 assign or 7 out = \setminus5 out | or 2 out;
      always @ (*)
      $display("DigitalLed:P5=%d", or 7 out);
 assign or 8 out = \setminus 6 out | or 2 out;
      always @ (*)
      $display("DigitalLed:P6=%d", or 8 out);
 assign \6 out = Decoder 2 out 6 & Decoder 0 out 6 & Decoder 1 out 6 &
Decoder 3 out 7 & Decoder 4 out 6 & Decoder 5 out 6;
assign \5 out = Decoder 2 out 5 & Decoder 0 out 5 & Decoder 1 out 5 &
Decoder 3 out 5 & Decoder 4 out 5 & Decoder 5 out 5;
assign \( 4 \) out = Decoder 2 out 4 & Decoder 0 out 4 & Decoder 1 out 4 &
Decoder 3 out 4 & Decoder 4 out 4 & Decoder 5 out 4;
 assign \3 out = Decoder 2 out 3 & Decoder 0 out 3 & Decoder 1 out 3 &
Decoder 3 out 3 & Decoder 4 out 3 & Decoder 5 out 3;
assign \2 out = Decoder 2 out 2 & Decoder 0 out 2 & Decoder 1 out 2 &
Decoder 3 out 2 & Decoder 4 out 2 & Decoder 5 out 2;
assign \1_out = Decoder_2_out_1 & Decoder_0_out_1 & Decoder_1_out_1 &
Decoder 3 out 1 & Decoder 4 out 1 & Decoder 5 out 1;
Decoder 8 #(3) Decoder 1 (Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2,
Decoder 1 out 3, Decoder 1 out 4, Decoder 1 out 5, Decoder 1 out 6, Decoder 1 out 7,
```

```
D1);
 assign or 0 out = Decoder 1 out 0 | Decoder 1 out 7 | Decoder 0 out 0 |
Decoder 0 out 7 | Decoder 2 out 0 | Decoder 2 out 7;
 Decoder 8 #(3) Decoder 3 (Decoder 3 out 0, Decoder 3 out 1, Decoder 3 out 2,
Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5, Decoder 3 out 7, Decoder 3 out 7,
D4);
 Decoder 8 #(3) Decoder 2 (Decoder 2 out 0, Decoder 2 out 1, Decoder 2 out 2,
Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6, Decoder 2 out 7,
D3);
 Decoder 8 #(3) Decoder 5 (Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2,
Decoder 5 out 3, Decoder 5 out 4, Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7,
D6);
 Decoder 8 #(3) Decoder 0(Decoder 0 out 0, Decoder 0 out 1, Decoder 0 out 2,
Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5, Decoder 0 out 6, Decoder 0 out 7,
D2);
endmodule
module \1 INPUT CHECKER (out 0, D1, D2, D3, D4, D5, D6);
 output out 0;
 input D1, D2, D3, D4, D5, D6;
 wire D6 out, or 0 out, not 5 out, and 5 out, and 4 out, D3 out, D4 out, D5 out,
not 4 out, not 3 out, not 2 out, not 1 out, not 0 out;
 assign D6 out = not 2 out & not 1 out & not 0 out & not 3 out & not 4 out & D6;
```

```
assign or 0 out = D6 out \mid D5 out \mid D4 out \mid D3 out \mid and 4 out \mid and 5 out;
 assign out 0 = \text{ or } 0 out;
       always @ (*)
       $display("DigitalLed:or 0 out=%d", or 0 out);
 assign not 5 out = \simD6;
 assign and 5 out = not 2 out & not 1 out & D1 & not 3 out & not 4 out & not 5 out;
 assign and 4 out = not 2 out & D2 & not 0 out & not 3 out & not 4 out & not 5 out;
 assign D3 out = D3 & not 1 out & not 0 out & not 3 out & not 4 out & not 5 out;
 assign D4 out = not 2 out & not 1 out & not 0 out & D4 & not 4 out & not 5 out;
 assign D5 out = not 2 out & not 1 out & not 0 out & not 3 out & D5 & not 5 out;
 assign not 4 out = \simD5;
 assign not 3 out = \simD4;
 assign not 2 out = \simD3;
 assign not 1 out = \simD2;
 assign not 0 out = \simD1;
endmodule
module \2 INPUT CHECKER (out 0, D1, D2, D3, D4, D5, D6);
 output out 0;
 input D1, D2, D3, D4, D5, D6;
 wire \D1, D6 out, or 3 out, or 2 out, \D3, D6 out, or 1 out, \D2, D6 out, \D4, D6 out
, or 0 out, \D5, D6 out, not 5 out, \D1, D4 out, \D1, D5 out, \D2, D4 out,
```

```
\D2, D5 out, \D3, D4 out, \D3, D5 out, \D1, D2 out, \D1, D3 out, \D2, D3 out,
\D4, D5 out, not 4 out, not 3 out, not 2 out, not 1 out, not 0 out;
 assign \backslash D1, D6 out = not 2 out & not 1 out & D1 & not 3 out & not 4 out & D6;
 assign or 3 out = \D1, D6 out \D1, D5 out \D1, D4 out;
 assign or 2 out = or 0 out | or 1 out | or 3 out;
 assign out 0 = \text{or } 2 out;
      always @ (*)
      $display("DigitalLed:or 2 out=%d", or 2 out);
 assign \backslash D3, D6 out = D3 & not 1 out & not 0 out & not 3 out & not 4 out & D6;
 assign or 1 out = \D2, D6 out \D3, D5 out \D3, D4 out \D3, D6 out \D2, D5 out
\mid D2, D4 \text{ out} :
 assign D2, D6 out = not 2 out & D2 & not 0 out & not 3 out & not 4 out & D6;
 assign \backslash D4, D6 out = not 2 out & not 1 out & not 0 out & D4 & not 4 out & D6;
 assign or 0 out = \D5, D6 out \D4, D6 out \D4, D5 out \D5, D3 out \D1, D3 out
|D1, D2 \text{ out};
 assign \backslash D5, D6 out = not 2 out & not 1 out & not 0 out & not 3 out & D5 & D6;
 assign not 5 out = \simD6;
 assign \D1, D4 out = not 2 out & not 1 out & D1 & D4 & not 4 out & not 5 out;
 assign D1, D5 out = not 2 out & not 1 out & D1 & not 3 out & D5 & not 5 out;
 assign \D2, D4_out = not_2_out & D2 & not_0_out & D4 & not_4_out & not_5_out;
 assign D2, D5 out = not 2 out & D2 & not 0 out & not 3 out & D5 & not 5 out;
 assign \D3, D4 out = D3 & not 1 out & not 0 out & D4 & not 4 out & not 5 out;
```

```
assign D3, D5 out = D3 & not 1 out & not 0 out & not 3 out & D5 & not 5 out;
 assign D1, D2 out = not 2 out & D2 & D1 & not 3 out & not 4 out & not 5 out;
 assign \D1, D3_out = D3 & not_1_out & D1 & not_3 out & not 4 out & not 5 out;
 assign D2, D3 out = D3 & D2 & not 0 out & not 3 out & not 4 out & not 5 out;
 assign \backslash D4, D5 out = not 2 out & not 1 out & not 0 out & D4 & D5 & not 5 out;
 assign not 4 out = \simD5;
 assign not 3 out = \simD4;
 assign not_2_out = \simD3;
 assign not 1 out = \simD2;
 assign not 0 out = \simD1;
endmodule
module PRIZE 3 CHECKER(out 0, D1, D2, D3, D4, D5, D6);
 output out 0;
 input D1, D2, D3, D4, D5, D6;
 wire \D1, D4, D6 out, or 3 out, or 4 out, \D1, D5, D6 out, \D1, D3, D6 out,
or 2 out, \D1, D2, D6 out, \D2, D4, D6 out, \D2, D5, D6 out, or 1 out,
\D2, D3, D6 out, \D3, D4,D6 out, or 0 out, \D3, D5, D6 out, \D4, D5, D6 out,
not 5 out, \D1, D4, D5 out, \D1, D3, D4 out, \D1, D3, D5 out, \D1, D2, D4 out,
\D1,_D2,_D5_out, \D2,_D4,_D5_out, \D2,_D3,_D4_out, \D2,_D3,_D5_out,
\D3, D4,D5 out, \D1, D2, D3 out, not 4 out, not 3 out, not 2 out, not 1 out, not 0 out;
 assign \D1, D4, D6 out = not 2 out & not 1 out & D1 & D4 & not 4 out & D6;
 assign or 3 out = \D1, D3, D5 out \D1, D3, D4 out \D1, D5, D6 out \D1
```

```
\D1, D4, D5 out | \D1, D4, D6 out;
 assign or 4 out = or 0_{out} | or_1_{out} | or_2_{out} | or_3_{out};
 assign out 0 = \text{ or } 4 \text{ out};
      always @ (*)
      $display("DigitalLed:or 4 out=%d", or 4 out);
 assign \D1,_D5,_D6_out = not_2_out & not_1_out & D1 & not 3 out & D5 & D6;
 assign \D1, D3, D6 out = D3 & not 1 out & D1 & not 3 out & not 4 out & D6;
 assign or 2 out = \D2, D4, D6 out \D1, D2, D6 out \D1, D2, D5 out \D1
\D1, D2, D4 out | \D1, D3, D6 out;
 assign \D1, D2, D6 out = not 2 out & D2 & D1 & not 3 out & not 4 out & D6;
 assign \D2, D4, D6 out = not 2 out & D2 & not 0 out & D4 & not 4 out & D6;
 assign D2, D5, D6 out = not 2 out & D2 & not 0 out & not 3 out & D5 & D6;
 assign or 1 out = \D2, D3, D6 out \D2, D3, D5 out \D2, D3, D4 out \D3
\D2, D5, D6 out | \D2, D4, D5 out;
 assign D2, D3, D6 out = D3 & D2 & not 0 out & not 3 out & not 4 out & D6;
 assign \D3, D4,D6 out = D3 & not 1 out & not 0 out & D4 & not 4 out & D6;
 assign or 0 out = \D1, D2, D3 out \D4, D5, D6 out \D5, D6 out \D5, D6 out \D5
\D3, D4,D5 out | \D3, D4,D6 out;
 assign \D3, D5, D6_out = D3 & not_1_out & not_0_out & not_3_out & D5 & D6;
 assign \D4, D5, D6_out = not_2_out & not_1_out & not_0_out & D4 & D5 & D6;
 assign not 5 out = \simD6;
 assign \D1, D4, D5 out = not 2 out & not 1 out & D1 & D4 & D5 & not 5 out;
```

```
assign D1, D3, D4 out = D3 & not 1 out & D1 & D4 & not 4 out & not 5 out;
 assign D1, D3, D5 out = D3 & not 1 out & D1 & not 3 out & D5 & not 5 out;
 assign \D1, D2, D4 out = not 2 out & D2 & D1 & D4 & not 4 out & not 5 out;
 assign \D1, D2, D5 out = not 2 out & D2 & D1 & not 3 out & D5 & not 5 out;
 assign D2, D4, D5 out = not 2 out & D2 & not 0 out & D4 & D5 & not 5 out;
 assign D2, D3, D4 out = D3 & D2 & not 0 out & D4 & not 4 out & not 5 out;
 assign D2, D3, D5 out = D3 & D2 & not 0 out & not 3 out & D5 & not 5 out;
 assign \D3, D4,D5 out = D3 & not 1 out & not 0 out & D4 & D5 & not 5 out;
 assign \D1, D2, D3 out = D3 & D2 & D1 & not 3 out & not 4 out & not 5 out;
 assign not 4 out = \simD5;
 assign not 3 out = \simD4;
 assign not 2 out = \simD3;
 assign not 1 out = \simD2;
 assign not 0 out = \simD1;
endmodule
module try(D2, D6, D3, D4, D1, D5);
 input [2:0] D2, D6, D3, D4, D1, D5;
 wire Decoder 4 out 0, Decoder 4 out 1, Decoder 4 out 2, Decoder 4 out 3,
Decoder_4_out_4, Decoder_4_out_5, Decoder_4_out_6, Decoder_4_out_7,
PRIZE_3_CHECKER_2_out, \2_INPUT_CHECKER_1_out, \1_INPUT_CHECKER_0_out,
\1 out, Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2, Decoder 1 out 3,
Decoder 1 out 4, Decoder 1 out 5, Decoder 1 out 6, Decoder 1 out 7, Decoder 3 out 0,
```

```
Decoder 3 out 1, Decoder 3 out 2, Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5,
Decoder 3 out 6, Decoder 3 out 7, Decoder 2 out 0, Decoder 2 out 1, Decoder 2 out 2,
Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6, Decoder 2 out 7,
Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2, Decoder 5 out 3, Decoder 5 out 4,
Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7, Decoder 0 out 0, Decoder 0 out 1,
Decoder 0 out 2, Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5, Decoder 0 out 6,
Decoder 0 out 7;
 Decoder 8 #(3) Decoder 4 (Decoder 4 out 0, Decoder 4 out 1, Decoder 4 out 2,
Decoder 4 out 3, Decoder 4 out 4, Decoder 4 out 5, Decoder 4 out 6, Decoder 4 out 7,
D5);
 PRIZE 3 CHECKER PRIZE 3 CHECKER 2(PRIZE 3 CHECKER 2 out,
Decoder 4 out 4, Decoder 0 out 4, Decoder 1 out 4, Decoder 5 out 4, Decoder 2 out 4,
Decoder 3 out 4);
      always @ (*)
      $display("DigitalLed:PRIZE 3 CHECKER 2 out=%d",
PRIZE 3 CHECKER 2 out);
 \2 INPUT CHECKER \2 INPUT CHECKER 1 (\2 INPUT CHECKER 1 out,
Decoder 5 out 4, Decoder 1 out 4, Decoder 0 out 4, Decoder 2 out 4, Decoder 3 out 4,
Decoder 4 out 4);
      always @ (*)
      $display("DigitalLed:\2 INPUT CHECKER 1 out =\%d",
```

```
\2 INPUT CHECKER 1 out);
\1 INPUT CHECKER \1 INPUT CHECKER 0 (\1 INPUT CHECKER 0 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 2 out 4, Decoder 3 out 4, Decoder 4 out 4,
Decoder 5 out 4);
      always @ (*)
      $display("DigitalLed:\1_INPUT_CHECKER_0_out =%d",
\1 INPUT CHECKER 0 out );
 \1 INPUT CHECKER \1 (\1 out, Decoder 1 out 1, Decoder 0 out 1, Decoder 2 out 1,
Decoder 3 out 1, Decoder 4 out 1, Decoder 5 out 1);
 Decoder 8 #(3) Decoder 1 (Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2,
Decoder 1 out 3, Decoder 1 out 4, Decoder_1_out_5, Decoder_1_out_6, Decoder_1_out_7,
D1);
 Decoder 8 #(3) Decoder 3 (Decoder 3 out 0, Decoder 3 out 1, Decoder 3 out 2,
Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5, Decoder 3 out 7, Decoder 3 out 7,
D4);
 Decoder 8 #(3) Decoder 2 (Decoder 2 out 0, Decoder 2 out 1, Decoder 2 out 2,
Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6, Decoder 2 out 7,
D3);
 Decoder 8 #(3) Decoder 5 (Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2,
Decoder 5 out 3, Decoder 5 out 4, Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7,
D6);
 Decoder 8 #(3) Decoder 0(Decoder 0 out 0, Decoder 0 out 1, Decoder 0 out 2,
```

```
Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5, Decoder 0 out 6, Decoder 0 out 7,
D2);
endmodule
module \4 INPUT CHECKER (out 0, D1, D2, D3, D4, D5, D6);
output out 0;
input D1, D2, D3, D4, D5, D6;
wire \D1, D2, D3, D6 out, or 3 out, or 1 out, \D1, D2, D4, D6 out, or 2 out,
\D1, D2, D5, D6 out, \D1, D3, D4, D6 out, \D1, D3, D5, D6 out,
\D1, D4, D5, D6 out, or 0 out, \D2, D3, D4, D6 out, \D2, D3, D5, D6 out,
\D2, D4, D5, D6 out, \D3, D4, D5, D6 out, not 5 out, \D1, D2, D3, D4 out,
\D1, D2, D3, D5 out, \D1, D2, D4, D5 out, \D1, D3, D4, D5 out,
\D2, D3, D4, D5 out, not 4 out, not 3 out, not 2 out, not 1 out, not 0 out;
assign \D1, D2, D3, D6 out = D3 & D2 & D1 & not 3 out & not 4 out & D6;
assign or 3 out = \D1, D2, D3, D6 out \D1, D2, D3, D5 out \D1, D2, D3, D4 out;
 assign or 1 out = or 0 out | or 2 out | or 3 out;
 assign out 0 = \text{or } 1 out;
      always @ (*)
      $display("DigitalLed:or 1 out=%d", or 1 out);
 assign \D1, D2, D4, D6 out = not 2 out & D2 & D1 & D4 & not 4 out & D6;
 assign or 2 out = \D1, D3, D5, D6 out \D1, D3, D4, D6 out \D1, D3, D4, D5 out \D1
\D1, D2, D5, D6 out |\D1, D2, D4, D6 out |\D1, D2, D4, D5 out;
```

```
assign \D1, D2, D5, D6 out = not 2 out & D2 & D1 & not 3 out & D5 & D6;
 assign \D1, D3, D4, D6 out = D3 & not 1 out & D1 & D4 & not 4 out & D6;
assign \D1, D3, D5, D6 out = D3 & not 1 out & D1 & not 3 out & D5 & D6;
 assign \D1, D4, D5, D6 out = not 2 out & not 1 out & D1 & D4 & D5 & D6;
assign or 0 out = \D3, D4, D5, D6 out \D2, D4, D5, D6 out \D2, D3, D5, D6 out
\D2, D3, D4, D6 out |\D2, D3, D4, D5 out |\D1, D4, D5, D6 out;
assign \D2, D3, D4, D6 out = D3 & D2 & not 0 out & D4 & not 4 out & D6;
assign \D2, D3, D5, D6 out = D3 & D2 & not 0 out & not 3 out & D5 & D6;
assign \D2, D4, D5, D6 out = not 2 out & D2 & not 0 out & D4 & D5 & D6;
assign \D3, D4, D5, D6 out = D3 & not 1 out & not 0 out & D4 & D5 & D6;
assign not 5 out = \simD6;
assign \D1, D2, D3, D4 out = D3 & D2 & D1 & D4 & not 4 out & not 5 out;
assign \D1, D2, D3, D5 out = D3 & D2 & D1 & not 3 out & D5 & not 5 out;
assign \D1, D2, D4, D5 out = not 2 out & D2 & D1 & D4 & D5 & not 5 out;
assign \D1, D3, D4, D5 out = D3 & not 1 out & D1 & D4 & D5 & not 5 out;
assign \D2, D3, D4, D5 out = D3 & D2 & not 0 out & D4 & D5 & not 5 out;
assign not 4 out = \simD5;
assign not 3 out = \simD4;
assign not 2 out = \simD3;
assign not_1_out = \simD2;
assign not 0 out = \simD1;
endmodule
```

```
module \5 INPUT CHECKER (out 0, D1, D2, D3, D4, D5, D6);
 output out 0;
 input D1, D2, D3, D4, D5, D6;
 wire \D1, D2, D3, D4, D6 out, or 0 out, \D1, D2, D3, D5, D6 out,
\D1, D2, D4, D5, D6 out, \D1, D3, D4, D5, D6 out, \D2, D3, D4, D5, D6 out,
not 5 out, \D1, D2, D3, D4, D5 out, not 4 out, not 3 out, not 2 out, not 1 out,
not 0 out;
 assign \D1, D2, D3, D4, D6 out = D3 & D2 & D1 & D4 & not 4 out & D6;
 assign or 0 out = \D2, D3, D4, D5, D6 out \D1, D3, D4, D5, D6 out \D1
\D1, D2, D4, D5, D6 out \\D1, D2, D3, D5, D6 out \\D1, D2, D3, D4, D6 out \\
\D1, D2, D3, D4, D5 out;
 assign out 0 = \text{ or } 0 out;
      always @ (*)
      $display("DigitalLed:or 0 out=%d", or 0 out);
 assign \D1, D2, D3, D5, D6 out = D3 & D2 & D1 & not 3 out & D5 & D6;
 assign \D1, D2, D4, D5, D6 out = not 2 out & D2 & D1 & D4 & D5 & D6;
 assign \D1, D3, D4, D5, D6 out = D3 & not 1 out & D1 & D4 & D5 & D6;
 assign \D2, D3, D4, D5, D6 out = D3 & D2 & not 0 out & D4 & D5 & D6;
 assign not_5_out = \simD6;
 assign \D1, D2, D3, D4, D5 out = D3 & D2 & D1 & D4 & D5 & not 5 out;
 assign not 4 out = \simD5;
 assign not 3 out = \simD4;
```

```
assign not 2 out = \simD3;
 assign not 1 out = \simD2;
 assign not 0 out = \simD1;
endmodule
module PRIORITY ENCODER(out 0, out 1, out 2, out 3, out 4, out 5, inp 0, inp 1,
inp 2, inp 3, inp 4, inp 5);
 output out 0, out 1, out 2, out 3, out 4, out 5;
 input inp 0, inp 1, inp 2, inp 3, inp 4, inp 5;
 wire and 5_out, nand 5_out, or 3_out, and 4_out, nand 4_out, and 3_out, nand 3_out,
or_2_out, and_2_out, nand_2_out, or_1_out, or_0_out, and_1_out, nand_1_out, nand_0_out,
and 0 out;
 assign and_5_out = nand_5_out & inp 5;
 assign out 5 = and 5 out;
 assign nand_5_out = \sim(or_3_out & inp_5);
 assign or 3 out = or 2 out | inp 4;
 assign and 4 out = nand 4 out & inp 4;
 assign out 4 = and 4 out;
 assign nand 4 out = \sim(or 2 out & inp 4);
 assign and_3_out = nand_3_out & inp_3;
 assign out_3 = and_3_out;
 assign nand 3 out = \sim(or 1 out & inp 3);
 assign or 2 out = or 1 out | inp 3;
```

```
assign and 2_out = nand 2_out & inp_2;
 assign out 2 = and 2 out;
 assign nand 2 out = \sim(or 0 out & inp 2);
 assign or_1_out = or_0_out | inp_2;
 assign or 0 out = inp 0 | inp 1;
 assign and 1_out = nand 1_out & inp_1;
 assign out 1 = and 1  out;
 assign nand 1 out = \sim(inp 0 & inp 1);
 assign nand_0_out = \sim( & inp_0);
 assign and 0_out = nand 0_out & inp_0;
 assign out_0 = and_0_out;
endmodule
module BoBingScoring(D1,D2,D3,D4,D5,D6,P1,P2,P3,P4,P5,P6);
 output P1, P2, P3, P4, P5, P6;
 input [2:0] D1, D2, D3, D4, D5, D6;
 wire Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2, Decoder 5 out 3,
```

```
Decoder 5 out 4, Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7, or 4 out,
or 5 out, or 11 out, or 10 out, or 9 out, or 8 out, or 7 out, or 6 out,
\5 INPUT CHECKER 24 out, or_2_out, PRIORITY_ENCODER_26_out_0,
PRIORITY ENCODER 26 out 1, PRIORITY ENCODER 26 out 2,
PRIORITY ENCODER 26 out 3, PRIORITY ENCODER 26 out 4,
PRIORITY ENCODER 26 out 5, \4 INPUT CHECKER_23_out, or_1_out,
PRIZE 3 CHECKER 10 out, \2 INPUT CHECKER 25 out, or 0 out,
\1 INPUT CHECKER 9 out, and 0 out, \5 INPUT CHECKER 22 out,
\4 INPUT CHECKER 21 out, PRIZE 3 CHECKER 8 out, \1 INPUT CHECKER 7 out
, \5 INPUT CHECKER 20 out , \4 INPUT CHECKER 19 out ,
PRIZE 3 CHECKER 11 out, \2 INPUT CHECKER 6 out, \1 INPUT CHECKER 5 out
, \4 INPUT CHECKER 17 out, \5 INPUT CHECKER 18 out,
PRIZE 3 CHECKER 4 out, \1 INPUT CHECKER 3 out, \5 INPUT CHECKER 16 out
, \4 INPUT CHECKER 14 out , PRIZE 3 CHECKER 15 out,
\1 INPUT CHECKER 1 out, \5 INPUT CHECKER 13 out,
\4_INPUT_CHECKER_12_out, PRIZE_3_CHECKER_2_out, \1_INPUT_CHECKER_0_out
, Decoder 4 out 0, Decoder 4 out 1, Decoder 4 out 2, Decoder 4 out 3,
Decoder 4 out 4, Decoder 4 out 5, Decoder 4 out 6, Decoder 4 out 7, Decoder 3 out 0,
Decoder 3 out 1, Decoder 3 out 2, Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5,
Decoder_3_out_6, Decoder_3_out_7, or_3_out, Decoder_2_out_0, Decoder_2_out_1,
Decoder 2 out 2, Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6,
Decoder 2 out 7, Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2, Decoder 1 out 3,
Decoder 1 out 4, Decoder 1 out 5, Decoder 1 out 6, Decoder 1 out 7, Decoder 0 out 0,
```

```
Decoder 0 out 1, Decoder 0 out 2, Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5,
Decoder 0 out 6, Decoder 0 out 7;
Decoder 8 #(3) Decoder 5 (Decoder 5 out 0, Decoder 5 out 1, Decoder 5 out 2,
Decoder 5 out 3, Decoder 5 out 4, Decoder 5 out 5, Decoder 5 out 6, Decoder 5 out 7,
D5);
assign or 4 out = Decoder 2 out 0 \mid Decoder 2 out 7 \mid Decoder 5 out 0 \mid
Decoder 5 out 7 | Decoder 4 out 0 | Decoder 4 out 7;
assign or 5 out = or 3 out | or 4 out;
assign or 11 out = or 5 out | PRIORITY ENCODER 26 out 5;
 assign P6 = or 11 out;
assign or 10 out = or 5 out | PRIORITY ENCODER 26 out 4;
assign P4 = or 10 out;
 assign or 9 out = or 5 out | PRIORITY ENCODER 26 out 3;
assign P5 = or 9 out;
assign or 8 out = or 5 out | PRIORITY ENCODER 26 out 2;
 assign P3 = or 8 out;
 assign or 7 out = or 5 out | PRIORITY ENCODER 26 out 1;
assign P2 = or 7 out;
assign or 6 out = or 5 out | PRIORITY ENCODER 26 out 0;
assign P1 = or 6 out;
\5 INPUT CHECKER \5 INPUT CHECKER 24 (\5 INPUT CHECKER 24 out,
Decoder 1 out 6, Decoder 0 out 6, Decoder 3 out 6, Decoder 2 out 6, Decoder 5 out 6,
Decoder 4 out 6);
```

```
assign or 2 out = \5 INPUT CHECKER 13 out | \5 INPUT CHECKER 16 out |
\5 INPUT CHECKER 18_out |\5_INPUT_CHECKER_20_out |
\4 INPUT CHECKER 19 out |\5 INPUT CHECKER 22 out |
\5 INPUT CHECKER 24 out;
PRIORITY ENCODER PRIORITY ENCODER 26(PRIORITY ENCODER 26 out 0,
PRIORITY ENCODER 26 out 1, PRIORITY ENCODER 26 out 2,
PRIORITY ENCODER 26 out 3, PRIORITY ENCODER 26 out 4,
PRIORITY ENCODER 26 out 5, or 2 out, or 0 out, PRIZE 3 CHECKER 11 out,
or 1 out, \2 INPUT CHECKER 6 out, \1 INPUT CHECKER 5 out);
\4 INPUT CHECKER \4 INPUT CHECKER 23 (\4 INPUT CHECKER 23 out,
Decoder 1 out 6, Decoder 0 out 6, Decoder 3 out 6, Decoder 2 out 6, Decoder 5 out 6,
Decoder 4 out 6);
assign or 1 out = \4 INPUT CHECKER 12 out | \4 INPUT CHECKER 14 out |
\4 INPUT CHECKER 17 out |\4 INPUT CHECKER 19 out |
\4 INPUT CHECKER 21 out |\4 INPUT CHECKER 23 out;
PRIZE 3 CHECKER PRIZE 3 CHECKER 10(PRIZE 3 CHECKER 10 out,
Decoder 1 out 6, Decoder 0 out 6, Decoder 3 out 6, Decoder 2 out 6, Decoder 5 out 6,
Decoder 4 out 6);
\2 INPUT CHECKER \2 INPUT CHECKER 25 (\2 INPUT CHECKER 25 out,
PRIZE_3_CHECKER_2_out, PRIZE_3_CHECKER_15_out, PRIZE_3_CHECKER_4_out,
PRIZE 3 CHECKER 11 out, PRIZE 3 CHECKER 8 out, PRIZE 3 CHECKER 10 out);
assign or 0 out = \2 INPUT CHECKER 25 out | and 0 out;
\1 INPUT CHECKER \1 INPUT CHECKER 9 (\1 INPUT CHECKER 9 out,
```

```
Decoder 1 out 6, Decoder 0 out 6, Decoder 3 out 6, Decoder 2 out 6, Decoder 5 out 6,
Decoder_4_out_6);
 assign and 0 out = \1 INPUT CHECKER 3 out & \1 INPUT CHECKER 1 out &
\1 INPUT CHECKER 0 out & \1 INPUT CHECKER 5 out &
\1 INPUT CHECKER 7 out &\1 INPUT CHECKER 9 out;
\5 INPUT CHECKER \5 INPUT CHECKER 22 (\5 INPUT CHECKER 22 out,
Decoder 1 out 5, Decoder 0 out 5, Decoder_3_out_5, Decoder_2_out_5, Decoder_5_out_5,
Decoder 4 out 5);
\4 INPUT CHECKER \4 INPUT CHECKER 21 (\4 INPUT CHECKER 21 out,
Decoder 1 out 5, Decoder 0 out 5, Decoder 3 out 5, Decoder 2 out 5, Decoder 4 out 5,
Decoder 5 out 5);
 PRIZE 3 CHECKER PRIZE 3 CHECKER 8(PRIZE 3 CHECKER 8 out,
Decoder 1 out 5, Decoder 0 out 5, Decoder 3 out 5, Decoder 2 out 5, Decoder 5 out 5,
Decoder 4 out 5);
\1 INPUT CHECKER \1 INPUT CHECKER 7 (\1 INPUT CHECKER 7 out,
Decoder 1 out 5, Decoder 0 out 5, Decoder 3 out 5, Decoder 2 out 5, Decoder 5 out 5,
Decoder 4 out 5);
\5 INPUT CHECKER \5 INPUT CHECKER 20 (\5 INPUT CHECKER 20 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 3 out 4, Decoder 2 out 4, Decoder 5 out 4,
Decoder_4_out_4);
\4 INPUT CHECKER \4 INPUT CHECKER 19 (\4 INPUT CHECKER 19 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 3 out 4, Decoder 2 out 4, Decoder 5 out 4,
Decoder 4 out 4);
```

```
PRIZE 3 CHECKER PRIZE 3 CHECKER 11(PRIZE 3 CHECKER 11 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 3 out 4, Decoder 2 out 4, Decoder 5 out 4,
Decoder 4 out 4);
\2 INPUT CHECKER \2 INPUT CHECKER 6 (\2 INPUT CHECKER 6 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 3 out 4, Decoder 2 out 4, Decoder 5 out 4,
Decoder 4 out 4);
\1 INPUT CHECKER \1 INPUT CHECKER 5 (\1 INPUT CHECKER 5 out,
Decoder 1 out 4, Decoder 0 out 4, Decoder 3 out 4, Decoder 2 out 4, Decoder 5 out 4,
Decoder 4 out 4);
\4 INPUT CHECKER \4 INPUT CHECKER 17 (\4 INPUT CHECKER 17 out,
Decoder 1 out 3, Decoder 0 out 3, Decoder 3 out 3, Decoder 2 out 3, Decoder 5 out 3,
Decoder 4 out 3);
\5 INPUT CHECKER \5 INPUT CHECKER 18 (\5 INPUT CHECKER 18 out,
Decoder 1 out 3, Decoder 0 out 3, Decoder_3_out_3, Decoder_4_out_3, Decoder_5_out_3,
Decoder 2 out 3);
 PRIZE 3 CHECKER PRIZE 3 CHECKER 4(PRIZE 3 CHECKER 4 out,
Decoder 1 out 3, Decoder 0 out 3, Decoder 3 out 3, Decoder 2 out 3, Decoder 5 out 3,
Decoder 4 out 3);
\1 INPUT CHECKER \1 INPUT CHECKER 3 (\1 INPUT CHECKER 3 out,
Decoder 1 out 3, Decoder 0 out 3, Decoder 3 out 3, Decoder 2 out 3, Decoder 5 out 3,
Decoder 4 out 3);
 \5 INPUT CHECKER \5 INPUT CHECKER 16 (\5 INPUT CHECKER 16 out,
Decoder 1 out 2, Decoder 0 out 2, Decoder 3 out 2, Decoder 2 out 2, Decoder 5 out 2,
```

```
Decoder 4 out 2);
\4 INPUT CHECKER \4 INPUT CHECKER 14 (\4 INPUT CHECKER 14 out,
Decoder 1 out 2, Decoder 0 out 2, Decoder 3 out 2, Decoder 2 out 2, Decoder 4 out 2,
Decoder 5 out 2);
PRIZE 3 CHECKER PRIZE 3 CHECKER 15(PRIZE 3 CHECKER 15 out,
Decoder 1 out 2, Decoder 0 out 2, Decoder 3 out 2, Decoder 2 out 2, Decoder 5 out 2,
Decoder 4 out 2);
\1 INPUT CHECKER \1 INPUT CHECKER 1 (\1 INPUT CHECKER 1 out,
Decoder 1 out 2, Decoder 0 out 2, Decoder 3 out 2, Decoder 2 out 2, Decoder 5 out 2,
Decoder 4 out 2);
\5 INPUT CHECKER \5 INPUT CHECKER 13 (\5 INPUT CHECKER 13 out,
Decoder 1 out 1, Decoder 0 out 1, Decoder 3 out 1, Decoder 2 out 1, Decoder 5 out 1,
Decoder 4 out 1);
\4 INPUT CHECKER \4 INPUT CHECKER 12 (\4 INPUT CHECKER 12 out,
Decoder 1 out 1, Decoder 0 out 1, Decoder 3 out 1, Decoder 2 out 1, Decoder 5 out 1,
Decoder 4 out 1);
PRIZE 3 CHECKER PRIZE 3 CHECKER 2(PRIZE 3 CHECKER 2 out,
Decoder 1 out 1, Decoder 0 out 1, Decoder 3 out 1, Decoder 2 out 1, Decoder 5 out 1,
Decoder 4 out 1);
\1 INPUT CHECKER \1 INPUT CHECKER 0 (\1 INPUT CHECKER 0 out,
Decoder 1 out 1, Decoder 0 out 1, Decoder 3 out 1, Decoder 2 out 1, Decoder 5 out 1,
Decoder 4 out 1);
Decoder 8 #(3) Decoder 4 (Decoder 4 out 0, Decoder 4 out 1, Decoder 4 out 2,
```

```
Decoder 4 out 3, Decoder 4 out 4, Decoder 4 out 5, Decoder 4 out 6, Decoder 4 out 7,
D6);
 Decoder 8 #(3) Decoder 3 (Decoder 3 out 0, Decoder 3 out 1, Decoder 3 out 2,
Decoder 3 out 3, Decoder 3 out 4, Decoder 3 out 5, Decoder 3 out 6, Decoder 3 out 7,
D3);
 assign or 3 out = Decoder 1 out 0 \mid Decoder 1 out 7 \mid Decoder 0 out 0 \mid
Decoder 0 out 7 | Decoder 3 out 0 | Decoder 3 out 7;
 Decoder 8 #(3) Decoder 2 (Decoder 2 out 0, Decoder 2 out 1, Decoder 2 out 2,
Decoder 2 out 3, Decoder 2 out 4, Decoder 2 out 5, Decoder 2 out 6, Decoder 2 out 7,
D4);
 Decoder 8 #(3) Decoder 1 (Decoder 1 out 0, Decoder 1 out 1, Decoder 1 out 2,
Decoder 1 out 3, Decoder 1 out 4, Decoder 1 out 5, Decoder 1 out 6, Decoder 1 out 7,
D1);
 Decoder 8 #(3) Decoder 0(Decoder 0 out 0, Decoder 0 out 1, Decoder 0 out 2,
Decoder 0 out 3, Decoder 0 out 4, Decoder 0 out 5, Decoder 0 out 6, Decoder 0 out 7,
D2);
endmodule
module Decoder8(out0, out1, out2, out3, out4, out5, out6, out7, sel);
 output reg out0, out1, out2, out3, out4, out5, out6, out7;
 input [2:0] sel;
 always @ (*) begin
```


```
out0 = 0;
       out 1 = 0;
       out2 = 0;
       out3 = 0;
       out4 = 0;
       out5 = 0;
       out6 = 0;
       out7 = 0;
       case (sel)
       0 : out0 = 1;
       1 : out1 = 1;
       2 : out2 = 1;
       3 : out3 = 1;
       4 : out4 = 1;
       5 : out5 = 1;
       6 : out6 = 1;
       7 : out7 = 1;
       endcase
 end
endmodule
module Multiplexer8(out, in0, in1, in2, in3, in4, in5, in6, in7, sel);
 parameter WIDTH = 1;
```

```
output reg [WIDTH-1:0] out;
 input [WIDTH-1:0] in0, in1, in2, in3, in4, in5, in6, in7;
input [2:0] sel;
 always @ (*)
       case (sel)
       0 : out = in0;
       1 : out = in1;
       2: out = in2;
       3 : out = in3;
       4 : out = in4;
       5 : out = in5;
       6 : out = in6;
       7 : out = in 7;
       endcase
endmodule
```

Above are the modules of the exported Verilog file from CircuitVerse. The generated Verilog file also provides the number of gates used in the logic circuit. As can be seen below, there are 151 logic gates in total.

```
Element Usage Report
Input - 55 times
Decoder - 19 times
Multiplexer - 1 times
OrGate - 40 times
DigitalLed - 14 times
AndGate - 75 times
Output - 17 times
NotGate - 30 times
SubCircuit - 31 times
NandGate - 6 times
*/
```

WaveForms



Reference List

A beginner's guide to the Mooncake dice game. (2022, September 29). Polland Hopia.

https://pollandhopia.com/blogs/polland-hopia/a-beginners-guide-to-the-mooncake-dice-g ame