Assembly Language Lecture Series: Software Architecture: x86-64 Memory


Sensei RL Uy, College of Computer Studies, De La Salle University, Manila, Philippines

Copyright Notice

This lecture contains copyrighted materials and is use solely for instructional purposes only, and not for redistribution.


Do not edit, alter, transform, republish or distribute the contents without obtaining express written permission from the author.


Software Architecture





Software Architecture: Memory Memory **Control Signals** address data (hex) Data Memory 403017 403016 Instruction decoder and **RIP** control logic (control unit) 403015 **Address** 403014 Bus **MAR** 403013 IR INTERNAL 403012 Data 403011 Bus **RAX MDR** 403010 Instruction Memory Control CPU Bus 4014E6 **RBX** Y 4014E5 BUS 4014E4 4014E3 В **ALU** 4014E2 **RSI** 4014E1 4014E0 Z


Software Architecture: Memory Memory **Control Signals** address data (hex) Data Memory 403017 403016 Instruction decoder and **RIP** 403015 control logic (control unit) ddress Let's try to execute this... 403014 Bus 403013 IR 403012 section .data Data 403011 Bus var1 dq 0x11223344AABBCCDD **RAX** 403010 section .text Instruction Memory ontrol Bus MOV RAX, [var1] 4014E6 **RBX** 4014E5 4014E4 4014E3 В 4014E2 **ALU RSI** 4014E1 4014E0 Z























Software Architecture: Memory

- Each memory location is n-bit in size
 - Usually 8-bit (byte addressable)
- Accessing the memory requires distinct names [label or var name] or addresses
- 2^k address constitute the address space of the computer (i.e., from 0 to 2^k-1 successive locations in the memory)

Label / var	address (hex)	Memory data (hex)
NANCY	40301C	FF
MAMA	40301B	12
KILO	40301A	CA
JULIET	403019	FE
INDIA	403018	1B
HOTEL	403017	F0
GAMMA	403016	DE
FOXTROT	403015	вс
ECHO	403014	9A
DELTA	403013	78
CHARLIE	403012	56
BETA	403011	34
ALPHA	403010	12

Software Architecture: Memory

- Data can be multi-byte (16-bit word; 32-bit doubleword; 64-bit quadword; 128-bit octaword)
- Endianness refers to the convention used to interpret the byte ordering of multi-byte stored in the computer memory
 - 2 types: Big Endian and Little Endian

Label / var	address (hex)	Memory data (hex)
NANCY	40301C	FF
MAMA	40301B	12
KILO	40301A	CA
JULIET	403019	FE
INDIA	403018	1B
HOTEL	403017	F0
GAMMA	403016	DE
FOXTROT	403015	ВС
ECHO	403014	9A
DELTA	403013	78
CHARLIE	403012	56
BETA	403011	34
ALPHA	403010	12

Little Endian

The address of a datum is the address of the least-significant byte (LSB)

- Example: What is a 16-bit (2-byte data)
 found in address 403012?
 - 0x7856
- Example: What is a 32-bit (4-byte data)
 found in address 403018?
 - 0x12CAFE1B

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	ВС
403014	9A
403013	78
403012	56
403011	34
403010	12

Big Endian

The address of a datum is the address of the most-significant byte (MSB)

- Example: What is a 16-bit (2-byte data)
 found in address 403012?
 - 0x5678
- Example: What is a 32-bit (4-byte data)
 found in address 403018?
 - 0x1BFECA12

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	ВС
403014	9A
403013	78
403012	56
403011	34
403010	12

- Memory alignment: access to memory larger than a byte must be aligned
- Problems with misaligned memory: requires multiple aligned memory references
- Aligned if: data of size s bytes at byte address
 A is A mod s == 0

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	ВС
403014	9A
403013	78
403012	56
403011	34
403010	12

- For 16-bit data, the address aligned at:
 - 403010,
 - 403012,
 - 403014,
 - 403016, etc.

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	вс
403014	9A
403013	78
403012	56
403011	34
403010	12

- For 32-bit data, the address aligned at:
 - 403010,
 - 403014,
 - 403018,
 - 40301C, etc.

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	вс
403014	9A
403013	78
403012	56
403011	34
403010	12

- For 64-bit data, the address aligned at:
 - 403010,
 - 403018, etc.

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	ВС
403014	9A
403013	78
403012	56
403011	34
403010	12

Software Architecture and x86

- Intel x86 architecture views each memory location as one-byte (byte-addressable)
- Intel x86 uses little-endian ordering system

address (hex)	Memory data (hex)
40301C	FF
40301B	12
40301A	CA
403019	FE
403018	1B
403017	F0
403016	DE
403015	ВС
403014	9A
403013	78
403012	56
403011	34
403010	12

Pseudo-instruction	Description
DB	Declare initialize data (8-bit)
DW	Declare initialize data (16-bit)
DD	Declare initialize data (32-bit)
DQ	Declare initialize data (64-bit)
DT	Declare initialize data (80-bit) 80-bit extended floating point or 18-digit packed BCD 123_456_789_123_456_789p

These types of variables (db, dw, dd, dq, dt) are declared in:

section.data

Example:

```
section .data

var1 db 0x12

var2 dw 0x1234

var3 dd 0x12345678
```

Example:

section .data
var1 db 0x12, 0x34, 0x56, 0x78
section .text
MOV AL, [var1]

Label	Address	Data
	3	78
	2	56
	1	34
var1	0	12

Example:

section .data
var2 dw 0x1234, 0x5678
section .text
MOV AX, [var2]

Label	Address	Data
	3	56
	2	78
	1	12
var2	0	34

Example:

section .data var3 dd 0x12345678 section .text MOV EAX, [var3]

Label	Address	Data
	3	12
	2	34
	1	56
var3	0	78

Example:

section .data
var4 dq 0x12345678ABCDEF10
section .text
MOV RAX, [var4]

Label	Address	Data
	7	12
	6	34
	5	56
	4	78
	3	ab
	2	cd
	1	ef
var4	0	10

Pseudo-instruction	Description
RESB	Declare uninitialized data (8-bit)
RESW	Declare uninitialized data (16-bit)
RESD	Declare uninitialized data (32-bit)
RESQ	Declare uninitialized data (64-bit)
REST	Declare uninitialized data (80-bit) 80-bit extended floating point or 18-digit packed BCD 123_456_789_123_456_789p

These types of variables (db, dw, dd, dq, dt) are declared in:

section.bss

Example:

```
section .bss

var1 resb 4 ; reserve 4*8-bit of memory

var2 resw 2 ; reserve 2*16-bit of memory

var3 resd 1 ; reserve 1*32-bit of memory
```

Pseudo-instruction	Description
TIMES	Prefix that will cause the instruction
	to be assembled multiple times

Example:

section .data
var1 times 3 db 0

Equivalent to

section .data var1 db 0 db 0 db 0

Equivalent to

section .data var1 db 0,0,0

For further detail, please refer to https://www.nasm.us/doc/nasmdoc3.html