






B1L102S, U8-ch0, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch1, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















1





B1L102S, U8-ch2, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** Mean 21 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl






















B1L102S, U8-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































B1L102S, U8-ch5, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** Mean 22 Std Dev 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


0


ampl














































B1L102S, U8-ch7, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch8, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U8-ch11, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U8-ch13, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch14, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch15, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































































































































B1L102S, U8-ch21, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch22, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































0













B1L102S, U8-ch25, adc3














B1L102S, U8-ch25, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































0









































































0








































































B1L102S, U8-ch34, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U8-ch36, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0
























B1L102S, U8-ch38, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** Mean 19 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl






































































































































































B1L102S, U8-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L102S, U8-ch50, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































































































































B1L102S, U8-ch57, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L102S, U8-ch61, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U8-ch62, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
























































B1L102S, U8-ch65, adc3














B1L102S, U8-ch65, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































B1L102S, U8-ch70, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















































































































B1L102S, U8-ch75, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L102S, U8-ch80, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U8-ch82, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















2





















































































































































































































































































































B1L102S, U8-ch96, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































0






























































































































































































































































































1

























































































































































































































































































1

