






B1L100S, U5-ch0, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


































































0





0

























B1L100S, U5-ch4, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































2

















































B1L100S, U5-ch11, adc7 calib_packv5_042523_0143.root, FC#4, port A2


































































































































































































































































































































































































































































































































































































































































1
































































































B1L100S, U5-ch42, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L100S, U5-ch45, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






















B1L100S, U5-ch46, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































































































































































































1

































































































































































































B1L100S, U5-ch63, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















































































B1L100S, U5-ch67, adc3













































































































B1L100S, U5-ch71, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B1L100S, U5-ch77, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































B1L100S, U5-ch79, adc3











































































































































































































B1L100S, U5-ch87, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl









































B1L100S, U5-ch89, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Mean

1

0

0

