






B0L102S, U1-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B0L102S, U1-ch8, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B0L102S, U1-ch11, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B0L102S, U1-ch13, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































0









































































B0L102S, U1-ch20, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U1-ch21, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 8.0 0.6 0.4

















































B0L102S, U1-ch23, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































































































































































































































B0L102S, U1-ch33, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































B0L102S, U1-ch35, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U1-ch36, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B0L102S, U1-ch42, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0
















































B0L102S, U1-ch46, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































B0L102S, U1-ch48, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































































































































0































































































B0L102S, U1-ch58, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





































































B0L102S, U1-ch61, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl

































































B0L102S, U1-ch64, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20






























































































B0L102S, U1-ch68, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U1-ch69, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































































































































































0

























0

















































B0L102S, U1-ch79, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































# B0L102S, U1-ch81, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1
















































































































































B0L102S, U1-ch87, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B0L102S, U1-ch91, adc7 calib\_packv5\_042523\_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl































































































































































































































































































































































































































































































































































































































































































































































1

