


B0L100S, U16-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entries	64
Mean	32.25
Std Dev	2.039

Turn on : 18.1014
Width : 2.285
Height : 2.000



B0L100S, U16-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch8

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	335
Mean	46.61
Std Dev	10.04

Turn on : 30.1065

Width : 1.208


Height : 9.835



B0L100S, U16-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	19
Mean	30.16
Std Dev	0.812

Turn on : 19.4903
Width : 2.120
Height : 2.000



B0L100S, U16-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entries	43
Mean	31.74
Std Dev	2.168

Turn on : 25.2235

Width : 2.289

Height : 2.000


Entry



B0L100S, U16-ch17

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	26.5
Std Dev	0.5

B0L100S, U16-ch18

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	7
Mean	25
Std Dev	10.21

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U16-ch19

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	10
Mean	30.4
Std Dev	0.4899

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U16-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch21

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	15
Mean	30.13
Std Dev	1.454


Turn on : 25.5004
Width : 0.984
Height : 2.000



B0L100S, U16-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch23

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	28
Mean	31.61
Std Dev	1.175

Turn on : 29.5000
Width : 0.187
Height : 2.000



B0L100S, U16-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch28

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	42
Mean	31.69
Std Dev	1.725

Turn on : 25.7503

Width : 2.491

Height : 2.000



B0L100S, U16-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch31

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	19
Mean	31.16
Std Dev	0.812


Turn on : 21.3947
Width : 1.574
Height : 2.000



B0L100S, U16-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	10
Std Dev	10

B0L100S, U16-ch33

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U16-ch34

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	3
Mean	0
Std Dev	0

B0L100S, U16-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch38

calib_packv5_042523_0143.root, FC#6, port A1

Entries	59
Mean	32.15
Std Dev	4.621

Turn on : 20.6016
Width : 1.732
Height : 2.000

Entry



B0L100S, U16-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch46

calib_packv5_042523_0143.root, FC#6, port A1


Entries	31
Mean	31.52
Std Dev	3.706

Turn on : 28.5000

Width : 0.197

Height : 2.000

Entry



B0L100S, U16-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch49

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch50

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	30
Std Dev	0.7385

Turn on : 20.7931

Width : 1.752

Height : 2.000



B0L100S, U16-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	25.33
Std Dev	0.4714

0 10 20 30 40 50 60 70

ampl



B0L100S, U16-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U16-ch54

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	11
Mean	28.82
Std Dev	1.585

Turn on : 24.5003
Width : 0.990
Height : 2.000



B0L100S, U16-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch57

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	29.33
Std Dev	0.4714

ampl



B0L100S, U16-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch69

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	30
Std Dev	0

ampl



B0L100S, U16-ch70

calib_packv5_042523_0143.root, FC#6, port A1


Entries	67
Mean	33.28
Std Dev	2.143

Turn on : 23.4625

Width : 1.233

Height : 2.000

Entry



B0L100S, U16-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch74

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	29
Std Dev	1.348

Turn on : 25.5004

Width : 0.812

Height : 2.000



B0L100S, U16-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch79

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U16-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	39
Mean	32.1
Std Dev	1.374

Turn on : 18.2247

Width : 2.530

Height : 2.000



B0L100S, U16-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U16-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	28
Mean	30.86
Std Dev	1.187

Turn on : 19.3357

Width : 1.944

Height : 2.000



B0L100S, U16-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch88

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	25
Std Dev	2.345

0 10 20 30 40 50 60 70

ampl



B0L100S, U16-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch90

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	7
Mean	29.71
Std Dev	0.4518

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U16-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch92

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch94

calib_packv5_042523_0143.root, FC#6, port A1


Entries	35
Mean	31.17
Std Dev	1.276

Turn on : 20.0708

Width : 1.809

Height : 2.000

Entry



B0L100S, U16-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch96

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	30
Std Dev	0.7385

Turn on : 20.7931

Width : 1.752

Height : 2.000



B0L100S, U16-ch97

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	31
Mean	31.55
Std Dev	1.187

Turn on : 17.5294

Width : 2.434


Height : 2.000



B0L100S, U16-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch103

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch104

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	20
Mean	30.25
Std Dev	0.7665

Turn on : 19.4917

Width : 2.072

Height : 2.000



B0L100S, U16-ch105

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	5
Mean	30
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U16-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch109

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	26
Std Dev	0

B0L100S, U16-ch110

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U16-ch111

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U16-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch118

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	26
Mean	31.46
Std Dev	1.117

Turn on : 29.4999

Width : 0.202

Height : 2.000



B0L100S, U16-ch119

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U16-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U16-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U16-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U16-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry

