






B1L102S, U2-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U2-ch5, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















2
















































































































































































































































































































































B1L102S, U2-ch20, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U2-ch23, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U2-ch25, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U2-ch27, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L102S, U2-ch32, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U2-ch33, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































B1L102S, U2-ch35, adc3





















































































0

















































B1L102S, U2-ch40, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































0

























B1L102S, U2-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U2-ch46, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















2

























B1L102S, U2-ch48, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
































































































































































































































































































































































0









































































B1L102S, U2-ch66, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U2-ch67, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U2-ch69, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U2-ch71, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L102S, U2-ch75, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































0

































































































B1L102S, U2-ch83, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































































































































































0
















































0

























































































































B1L102S, U2-ch97, adc7 calib\_packv5\_042523\_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl








































































































































































































B1L102S, U2-ch106, adc3


































































































































































































































































































































































































0

