


B0L101S, U3-ch0

calib_packv5_042523_0143.root, FC#1, port C1

Entry

Entries	11
Mean	8.364
Std Dev	17.56


Turn on : 15.0000
Width : 1.433
Height : 1.000



B0L101S, U3-ch1

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch2

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch3

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch4

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch5

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch6

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch7

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch8

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch9

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch10

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch11

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U3-ch12

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch13

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch14

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch15

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch16

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch17

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch18

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch19

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch20

calib_packv5_042523_0143.root, FC#1, port C1


Entry

3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl



B0L101S, U3-ch21

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch22

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch23

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch24

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch25

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch26

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch27

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch28

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch29

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch30

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	6
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U3-ch31

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch32

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U3-ch33

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch34

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch35

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch36

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch37

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch38

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U3-ch39

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch40

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch41

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch42

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch43

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch44

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch45

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch46

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch47

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch48

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch49

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch50

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch51

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch52

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch53

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch54

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch55

calib_packv5_042523_0143.root, FC#1, port C1

Entry




B0L101S, U3-ch56

calib_packv5_042523_0143.root, FC#1, port C1

Entry

Entries	6
Mean	14.17
Std Dev	6.336

Turn on : 5.0000
Width : 0.000
Height : 1.000



B0L101S, U3-ch57

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch58

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch59

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch60

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch61

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch62

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch63

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch64

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch65

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch66

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch67

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch68

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch69

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch70

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch71

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch72

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch73

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch74

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch75

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch76

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch77

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	5
Mean	5.6
Std Dev	11.2

B0L101S, U3-ch78

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch79

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch80

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch81

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch82

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch83

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch84

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

B0L101S, U3-ch85

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch86

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch87

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch88

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U3-ch89

calib_packv5_042523_0143.root, FC#1, port C1


Entry

3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl



B0L101S, U3-ch90

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	18.4
Std Dev	21.96

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U3-ch91

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch92

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch93

calib_packv5_042523_0143.root, FC#1, port C1


Entry

3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	0
Std Dev	0


ampl



B0L101S, U3-ch94

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch95

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U3-ch96

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch97

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch98

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch99

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch100

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch101

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch102

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	19.67
Std Dev	14.61

B0L101S, U3-ch103

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch104

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch105

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	5.333
Std Dev	7.542

B0L101S, U3-ch106

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	25
Std Dev	11

B0L101S, U3-ch107

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch108

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	8
Mean	5.5
Std Dev	9.539

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U3-ch109

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U3-ch110

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	7
Mean	21.86
Std Dev	22.35

B0L101S, U3-ch111

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch112

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	8
Mean	16.12
Std Dev	21.1

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U3-ch113

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U3-ch114

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch115

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U3-ch116

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch117

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch118

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	7
Mean	19.71
Std Dev	23.18

B0L101S, U3-ch119

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch120

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	11
Mean	11.64
Std Dev	16.81

Turn on : 15.0000

Width : 0.528


Height : 1.001



B0L101S, U3-ch121

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	8.333
Std Dev	11.79

B0L101S, U3-ch122

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U3-ch123

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	13.5
Std Dev	13.5

B0L101S, U3-ch124

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Turn on : 15.0004

Width : 0.150


Height : 1.176

Entries	20
Mean	29.25
Std Dev	20.91

B0L101S, U3-ch125

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U3-ch126

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	44
Mean	33.5
Std Dev	21.16

Turn on : 15.0018

Width : 0.682


Height : 1.303



B0L101S, U3-ch127

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	7
Mean	39.14
Std Dev	19.51

B0L101S, U3-ch127

calib_packv5_042523_0143.root, FC#1, port C1

Entry

