













B0L101S, U7-ch1, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl















B0L101S, U7-ch1, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































B0L101S, U7-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







































B0L101S, U7-ch6, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl




































B0L101S, U7-ch8, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















B0L101S, U7-ch9, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2



































B0L101S, U7-ch10, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

















B0L101S, U7-ch11, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl





































































# B0L101S, U7-ch15, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1

























































































# B0L101S, U7-ch20, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean

1


0


0

Entry





















































B0L101S, U7-ch23, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Std Dev

1

0









































































# B0L101S, U7-ch27, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1



















# B0L101S, U7-ch28, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1

























































































# B0L101S, U7-ch34, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1






















































# B0L101S, U7-ch37, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1


















# B0L101S, U7-ch37, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1


1

0











































































































































B0L101S, U7-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


































B0L101S, U7-ch47, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl















































































































































# B0L101S, U7-ch55, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1






































## B0L101S, U7-ch57, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Std Dev


1

0



















#### B0L101S, U7-ch58, adc7 5\_042523\_0143.root, FC#1, port C1




























































# B0L101S, U7-ch62, adc0 of 042523 0143.root, FC#1, port C1





































































B0L101S, U7-ch65, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl

# B0L101S, U7-ch66, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1

1

0

















B0L101S, U7-ch67, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30

40

50

60

70

ampl















B0L101S, U7-ch67, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

# B0L101S, U7-ch68, adc0 5\_042523\_0143.root, FC#1, port C1





































# B0L101S, U7-ch69, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean

1

0






















B0L101S, U7-ch71, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















B0L101S, U7-ch71, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B0L101S, U7-ch73, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40

50

60


70

ampl

B0L101S, U7-ch73, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
































# B0L101S, U7-ch75, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1




















































B0L101S, U7-ch77, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































B0L101S, U7-ch80, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Gaus mean: 0.0000 Gaus Width: 0.0000


1

0
















B0L101S, U7-ch80, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































B0L101S, U7-ch83, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl


















# B0L101S, U7-ch84, adc0 5\_042523\_0143.root, FC#1, port C1

















B0L101S, U7-ch84, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U7-ch85, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6

1

0















B0L101S, U7-ch85, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







































# B0L101S, U7-ch88, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1
















B0L101S, U7-ch88, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

# B0L101S, U7-ch89, adc0 5\_042523\_0143.root, FC#1, port C1




































































































































































# B0L101S, U7-ch97, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1






































































































































































































































































































































































# B0L101S, U7-ch117, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1












































































# B0L101S, U7-ch121, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1



1

0





















































# B0L101S, U7-ch124, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1

