





B0L101S, U9-ch7 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




















































B0L101S, U9-ch25 2523_0143.root, FC#1, port C1














B0L101S, U9-ch31 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70

ampl


10

20








B0L101S, U9-ch34 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2






















B0L101S, U9-ch41 2523_0143.root, FC#1, port C1































































































B0L101S, U9-ch73 2523_0143.root, FC#1, port C1





B0L101S, U9-ch74 2523_0143.root, FC#1, port C1




B0L101S, U9-ch75 calib_packv5_042523_0143.root, FC#1, port C1














B0L101S, U9-ch79 2523_0143.root, FC#1, port C1


















B0L101S, U9-ch85 2523_0143.root, FC#1, port C1








B0L101S, U9-ch87 calib_packv5_042523_0143.root, FC#1, port C1



































B0L101S, U9-ch100 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl















B0L101S, U9-ch106 42523_0143.root, FC#1, port C1











B0L101S, U9-ch109 calib_packv5_042523_0143.root, FC#1, port C1 **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6

















B0L101S, U9-ch115 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







B0L101S, U9-ch119 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

