
B1L003S, U12-ch0, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 29.78
Std Dev 4.773
Gaus mean : 29.7979
Gaus Width: 3.9671
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 85
Mean 36.73
Std Dev 3.612
Gaus mean : 37.3988
Gaus Width: 3.8919
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 43.96
Std Dev 2.758
Gaus mean : 44.9666
Gaus Width: 3.0902
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 49.3
Std Dev 3.146
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 56.12
Std Dev 2.858
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 58.6
Std Dev 10.27
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch0, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 8
Mean 62.12
Std Dev 1.615
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch0, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch1, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 28.59
Std Dev 6.756
Gaus mean : 30.3041
Gaus Width: 3.2393
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 82
Mean 37.49
Std Dev 3.281
Gaus mean : 37.3654
Gaus Width: 4.0251
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 44.09
Std Dev 3.03
Gaus mean : 44.0380
Gaus Width: 2.8415
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 50.73
Std Dev 3.352
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 57.2
Std Dev 3.063
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 29
Mean 59.07
Std Dev 11.31
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 61.33
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch1, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch2, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 30.74
Std Dev 4.876
Gaus mean : 31.6124
Gaus Width: 3.9583
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 37.66
Std Dev 3.341
Gaus mean : 38.5460
Gaus Width: 3.0646
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 44.37
Std Dev 2.597
Gaus mean : 44.8717
Gaus Width: 2.8786
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 50.07
Std Dev 2.959
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 55.9
Std Dev 2.991
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 58.88
Std Dev 9.52
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 61.75
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch2, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch3, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 30.8
Std Dev 5.158
Gaus mean : 31.8515
Gaus Width: 3.0410
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch3, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 36.7
Std Dev 3.514
Gaus mean : 36.8987
Gaus Width: 3.8953
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch3, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 44.38
Std Dev 3.467
Gaus mean : 44.9639
Gaus Width: 3.5950
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch3, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 50.95
Std Dev 3.407
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch3, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 56.19
Std Dev 8.058
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch3, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 36
Mean 60.61
Std Dev 2.138
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch3, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch3, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 30.1
Std Dev 5.841
Gaus mean : 31.4580
Gaus Width: 3.4527
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 38.78
Std Dev 3.358
Gaus mean : 39.6516
Gaus Width: 3.2360
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 44.51
Std Dev 2.39
Gaus mean : 44.5591
Gaus Width: 2.7242
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 50.28
Std Dev 2.889
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 56.48
Std Dev 2.639
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.07
Std Dev 9.588
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch4, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62.33
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch4, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 7.667
Std Dev 10.84
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 30.2
Std Dev 6.026
Gaus mean : 31.2373
Gaus Width: 3.9511
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 38.09
Std Dev 3.375
Gaus mean : 38.5928
Gaus Width: 3.8411
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 44.85
Std Dev 3.091
Gaus mean : 44.3081
Gaus Width: 4.1923
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 51.44
Std Dev 3.343
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 57.67
Std Dev 3.007
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 25
Mean 59.08
Std Dev 12.13
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch5, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch5, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 30.94
Std Dev 3.265
Gaus mean : 31.2013
Gaus Width: 3.3603
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 37.45
Std Dev 3.221
Gaus mean : 38.0220
Gaus Width: 2.8810
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 43.79
Std Dev 3.312
Gaus mean : 44.1395
Gaus Width: 3.5232
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 51.05
Std Dev 3.448
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 57.06
Std Dev 3.219
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 58.74
Std Dev 10.32
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62.33
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch6, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch7, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 32.4
Std Dev 3.078
Gaus mean : 32.9290
Gaus Width: 3.1996
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 39.4
Std Dev 3.053
Gaus mean : 39.7605
Gaus Width: 3.5496
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 45.24
Std Dev 3.202
Gaus mean : 46.3256
Gaus Width: 3.3382
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 51.07
Std Dev 2.993
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch7, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 56.98
Std Dev 2.884
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 33
Mean 59
Std Dev 10.6
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 61.67
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch7, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch8, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 28.22
Std Dev 8.393
Gaus mean : 31.6238
Gaus Width: 3.3838
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 37.23
Std Dev 3.233
Gaus mean : 37.5701
Gaus Width: 3.3969
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 43.74
Std Dev 3.127
Gaus mean : 44.1029
Gaus Width: 3.5812
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 50.28
Std Dev 3.136
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 56.59
Std Dev 3.388
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 58.97
Std Dev 10.28
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch8, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch8, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch9, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 31.62
Std Dev 3.45
Gaus mean : 32.4776
Gaus Width: 3.4575
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 38.71
Std Dev 3.071
Gaus mean : 39.5725
Gaus Width: 3.1066
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 45.57
Std Dev 3.636
Gaus mean : 45.7711
Gaus Width: 3.5094
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 51.75
Std Dev 2.913
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 57.48
Std Dev 2.773
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 29
Mean 59.28
Std Dev 11.3
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch9, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch9, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch10, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 29.66
Std Dev 4.963
Gaus mean : 30.5420
Gaus Width: 3.5386
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch10, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 36.56
Std Dev 3.279
Gaus mean : 36.9368
Gaus Width: 3.2913
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch10, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 82
Mean 44.39
Std Dev 3.2
Gaus mean : 44.9733
Gaus Width: 3.5110
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch10, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 51.42
Std Dev 3.213
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch10, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 56.21
Std Dev 2.923
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch10, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 59.29
Std Dev 10.29
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch10, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch10, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch11, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 31.3
Std Dev 4.853
Gaus mean : 32.0628
Gaus Width: 3.1495
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 39.24
Std Dev 3.42
Gaus mean : 39.4209
Gaus Width: 3.9102
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 45.74
Std Dev 3.523
Gaus mean : 45.9531
Gaus Width: 3.4362
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 52.05
Std Dev 3.461
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 56.63
Std Dev 7.996
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 61.35
Std Dev 1.518
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch11, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch11, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch12, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 31.73
Std Dev 3.125
Gaus mean : 32.1549
Gaus Width: 2.7041
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 38.19
Std Dev 3.277
Gaus mean : 38.6056
Gaus Width: 3.4501
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 45.46
Std Dev 3.123
Gaus mean : 46.0589
Gaus Width: 3.0994
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 51.69
Std Dev 3.321
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 57.1
Std Dev 3.025
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 25
Mean 61.44
Std Dev 1.235
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch12, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch12, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch13, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 30.29
Std Dev 5.177
Gaus mean : 31.6467
Gaus Width: 3.7225
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch13, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 37.74
Std Dev 3.602
Gaus mean : 38.3227
Gaus Width: 3.8017
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch13, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 44.44
Std Dev 3.003
Gaus mean : 45.2397
Gaus Width: 3.6770
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch13, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 51.4
Std Dev 3.477
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch13, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 57.94
Std Dev 3.082
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch13, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 29
Mean 58.69
Std Dev 11.28
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch13, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch13, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch14, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 30.22
Std Dev 4.841
Gaus mean : 30.9416
Gaus Width: 3.3600
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch14, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 37.6
Std Dev 2.983
Gaus mean : 37.9586
Gaus Width: 3.1147
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch14, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 44.17
Std Dev 3.054
Gaus mean : 44.8496
Gaus Width: 2.6785
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch14, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 50.34
Std Dev 2.824
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch14, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 55.88
Std Dev 3.18
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch14, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 59
Std Dev 8.769
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch14, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch14, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch15, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 29.76
Std Dev 4.885
Gaus mean : 30.8260
Gaus Width: 3.7531
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 37.85
Std Dev 2.731
Gaus mean : 38.2756
Gaus Width: 2.9170
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 43.72
Std Dev 3.461
Gaus mean : 44.5511
Gaus Width: 3.7342
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 50.92
Std Dev 2.957
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 56.94
Std Dev 3.355
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 28
Mean 58.64
Std Dev 11.45
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch15, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch16, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 29.61
Std Dev 5.774
Gaus mean : 31.0936
Gaus Width: 3.1711
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 37.81
Std Dev 3.033
Gaus mean : 38.3746
Gaus Width: 2.7549
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 44.79
Std Dev 3.323
Gaus mean : 45.3568
Gaus Width: 3.6268
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 49.7
Std Dev 3.789
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 56.53
Std Dev 3.008
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 40
Mean 59.12
Std Dev 9.68
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 61
Std Dev 1.633
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L003S, U12-ch16, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch17, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 32.26
Std Dev 3.399
Gaus mean : 33.0506
Gaus Width: 4.2169
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch17, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 38.75
Std Dev 3.723
Gaus mean : 39.1490
Gaus Width: 3.9122
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch17, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 45.19
Std Dev 3.413
Gaus mean : 45.5853
Gaus Width: 3.6762
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch17, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 52.58
Std Dev 3.274
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch17, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 57.21
Std Dev 8.747
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch17, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 25
Mean 61.52
Std Dev 1.769
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch17, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch17, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 25
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch18, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 29.24
Std Dev 5.679
Gaus mean : 30.3577
Gaus Width: 3.5384
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 36.58
Std Dev 3.083
Gaus mean : 37.6045
Gaus Width: 3.2478
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 42.99
Std Dev 3.451
Gaus mean : 43.7857
Gaus Width: 3.6462
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 50.46
Std Dev 3.046
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.54
Std Dev 3.041
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 60.38
Std Dev 1.982
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 51.67
Std Dev 23.12
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch18, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch19, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 30.3
Std Dev 2.997
Gaus mean : 30.5902
Gaus Width: 3.0644
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 36.81
Std Dev 2.861
Gaus mean : 37.3275
Gaus Width: 3.0998
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 44.45
Std Dev 3.18
Gaus mean : 44.7256
Gaus Width: 3.7278
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 51
Std Dev 3.45
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 56.34
Std Dev 2.92
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 60.51
Std Dev 2.085
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch19, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 41.67
Std Dev 29.47
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch19, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch20, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 29.55
Std Dev 5.585
Gaus mean : 31.0330
Gaus Width: 3.0637
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 37.79
Std Dev 3.283
Gaus mean : 37.6140
Gaus Width: 3.6602
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 44
Std Dev 3.026
Gaus mean : 44.5264
Gaus Width: 3.3270
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 49.46
Std Dev 3.456
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 56.1
Std Dev 3.097
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 58.73
Std Dev 9.27
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62
Std Dev 1.414
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch20, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 30.75
Std Dev 3.025
Gaus mean : 31.0816
Gaus Width: 3.1265
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 88
Mean 37.98
Std Dev 3.477
Gaus mean : 38.9425
Gaus Width: 4.2067
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 45.69
Std Dev 2.794
Gaus mean : 46.4643
Gaus Width: 3.0222
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 51.83
Std Dev 3.114
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 56.96
Std Dev 2.842
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch21, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 59.4
Std Dev 10.3
Entry
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch21, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch21, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch22, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 28.86
Std Dev 7.681
Gaus mean : 32.1492
Gaus Width: 2.2611
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 37.29
Std Dev 3.592
Gaus mean : 37.8971
Gaus Width: 3.7980
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 43.49
Std Dev 3.172
Gaus mean : 44.4662
Gaus Width: 3.3978
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 50.31
Std Dev 3.013
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch22, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 56.06
Std Dev 3.139
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.18
Std Dev 10.44
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.25
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch22, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 26
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch23, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 30.42
Std Dev 5.328
Gaus mean : 31.2716
Gaus Width: 3.9553
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch23, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 37.26
Std Dev 3.576
Gaus mean : 38.1636
Gaus Width: 3.6042
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch23, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 44.44
Std Dev 3.041
Gaus mean : 44.9388
Gaus Width: 3.1587
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch23, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 51.32
Std Dev 3.317
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch23, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 57.22
Std Dev 3.208
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch23, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 59.08
Std Dev 11.91
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch23, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch23, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch24, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 29.18
Std Dev 5.011
Gaus mean : 30.0898
Gaus Width: 3.3248
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch24, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 35.57
Std Dev 3.013
Gaus mean : 35.7667
Gaus Width: 3.5335
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch24, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 42.86
Std Dev 3.381
Gaus mean : 43.1811
Gaus Width: 3.1331
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch24, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 49.97
Std Dev 3.206
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch24, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 55.95
Std Dev 3.043
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch24, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.2
Std Dev 9.534
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch24, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch24, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch25, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 30.86
Std Dev 4.751
Gaus mean : 31.5489
Gaus Width: 3.4908
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 38.3
Std Dev 3.221
Gaus mean : 38.6493
Gaus Width: 3.8118
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 44.36
Std Dev 3.497
Gaus mean : 44.9443
Gaus Width: 3.7808
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 51.06
Std Dev 3.273
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 57.2
Std Dev 3.112
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 37
Mean 59
Std Dev 9.968
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch25, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch25, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch26, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 29.92
Std Dev 4.666
Gaus mean : 30.5691
Gaus Width: 3.3196
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 37.25
Std Dev 3.221
Gaus mean : 37.7816
Gaus Width: 3.4582
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 43.64
Std Dev 3.629
Gaus mean : 44.1472
Gaus Width: 3.7731
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 49.97
Std Dev 3.167
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 56.03
Std Dev 2.804
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 59.21
Std Dev 9.34
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch26, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch26, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch27, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 28.87
Std Dev 2.945
Gaus mean : 28.8578
Gaus Width: 2.7477
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 36.27
Std Dev 3.391
Gaus mean : 36.7222
Gaus Width: 3.4814
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 42.47
Std Dev 3.277
Gaus mean : 42.8573
Gaus Width: 3.4959
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 48.41
Std Dev 3.394
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 55.28
Std Dev 2.966
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch27, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 59.18
Std Dev 9.139
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch27, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 32.49
Std Dev 2.579
Gaus mean : 32.6574
Gaus Width: 2.1793
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 83
Mean 39.33
Std Dev 3.412
Gaus mean : 39.2509
Gaus Width: 3.5963
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 45.95
Std Dev 2.884
Gaus mean : 47.0547
Gaus Width: 3.3737
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 52.09
Std Dev 2.618
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 58.25
Std Dev 2.915
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch28, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 22
Mean 58.05
Std Dev 12.8
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch28, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch28, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch29, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 31
Mean 30.35
Std Dev 2.363
Gaus mean : 31.0444
Gaus Width: 2.9117
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 95
Mean 36.88
Std Dev 3.747
Gaus mean : 37.5649
Gaus Width: 3.7538
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 45.16
Std Dev 3.048
Gaus mean : 45.8513
Gaus Width: 3.0401
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 50.82
Std Dev 3.418
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 57.59
Std Dev 2.84
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 58.54
Std Dev 11.9
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch29, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch29, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 30.9
Std Dev 2.868
Gaus mean : 31.1566
Gaus Width: 2.9763
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 37.67
Std Dev 2.641
Gaus mean : 38.1402
Gaus Width: 3.0950
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 44.09
Std Dev 3.161
Gaus mean : 44.6725
Gaus Width: 3.2758
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 51.14
Std Dev 3.063
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 57.72
Std Dev 2.95
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch30, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 24
Mean 58.67
Std Dev 12.34
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch30, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 31.03
Std Dev 4.981
Gaus mean : 32.0661
Gaus Width: 3.7026
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 37.8
Std Dev 3.44
Gaus mean : 37.8005
Gaus Width: 3.7515
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 43.43
Std Dev 2.974
Gaus mean : 44.1745
Gaus Width: 2.7140
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 50.71
Std Dev 2.917
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch31, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.6
Std Dev 2.917
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.15
Std Dev 9.57
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch31, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch31, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch32, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 30.24
Std Dev 4.944
Gaus mean : 31.7166
Gaus Width: 3.4260
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch32, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 37.54
Std Dev 3.089
Gaus mean : 38.1915
Gaus Width: 3.4659
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch32, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 44.39
Std Dev 3.157
Gaus mean : 44.6367
Gaus Width: 3.2279
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch32, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 51.04
Std Dev 3.115
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch32, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 56.71
Std Dev 7.987
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch32, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 29
Mean 60.72
Std Dev 1.946
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch32, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch32, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch33, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 85
Mean 29.33
Std Dev 4.847
Gaus mean : 29.5367
Gaus Width: 3.9908
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 37.38
Std Dev 3.426
Gaus mean : 37.2319
Gaus Width: 3.4924
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 43.62
Std Dev 2.864
Gaus mean : 44.2290
Gaus Width: 3.1355
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 49.97
Std Dev 3.575
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 55.71
Std Dev 2.802
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 58.79
Std Dev 8.92
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 62.29
Std Dev 0.6999
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch33, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch34, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 82
Mean 31.65
Std Dev 3.479
Gaus mean : 32.1859
Gaus Width: 3.4194
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 38.7
Std Dev 3.255
Gaus mean : 38.9748
Gaus Width: 3.9089
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 44.76
Std Dev 3.294
Gaus mean : 44.9046
Gaus Width: 4.1236
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 51.05
Std Dev 3.398
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 56.91
Std Dev 2.699
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch34, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 33
Mean 59.18
Std Dev 10.61
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 61.75
Std Dev 1.09
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch34, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch35, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 30.27
Std Dev 6.141
Gaus mean : 31.8909
Gaus Width: 4.0171
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch35, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 38.51
Std Dev 3.368
Gaus mean : 39.2777
Gaus Width: 3.8598
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch35, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 44.33
Std Dev 3.091
Gaus mean : 45.9992
Gaus Width: 3.7928
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch35, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 93
Mean 51.89
Std Dev 3.551
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch35, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 57.29
Std Dev 9.384
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch35, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 28
Mean 60.75
Std Dev 1.844
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch35, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch35, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 30.69
Std Dev 5.025
Gaus mean : 31.8739
Gaus Width: 2.8133
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 37.82
Std Dev 3.667
Gaus mean : 38.6349
Gaus Width: 3.7157
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 44.04
Std Dev 2.976
Gaus mean : 44.8708
Gaus Width: 3.1852
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 49.71
Std Dev 2.685
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 56.1
Std Dev 3.223
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.09
Std Dev 10.51
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch36, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch36, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch37, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 31.71
Std Dev 3.186
Gaus mean : 32.4893
Gaus Width: 3.3875
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch37, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 38.49
Std Dev 3.061
Gaus mean : 39.0529
Gaus Width: 3.1454
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch37, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 44.81
Std Dev 3.469
Gaus mean : 45.5227
Gaus Width: 3.2042
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch37, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 51.52
Std Dev 3.491
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch37, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 57.11
Std Dev 2.673
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch37, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.24
Std Dev 9.566
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch37, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch37, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch38, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 82
Mean 30.16
Std Dev 4.586
Gaus mean : 31.0556
Gaus Width: 3.1729
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 36.38
Std Dev 2.686
Gaus mean : 37.1212
Gaus Width: 2.6362
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 42.35
Std Dev 2.913
Gaus mean : 42.8974
Gaus Width: 2.9508
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 48.79
Std Dev 3.36
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 55.54
Std Dev 3.054
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 59.76
Std Dev 2.329
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 53.29
Std Dev 21.78
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch38, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch39, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 32.21
Std Dev 2.769
Gaus mean : 32.2472
Gaus Width: 3.0563
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch39, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 38.26
Std Dev 3.566
Gaus mean : 38.8292
Gaus Width: 3.3484
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch39, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 45.03
Std Dev 3.35
Gaus mean : 45.1810
Gaus Width: 3.2297
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch39, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 52.06
Std Dev 3.152
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch39, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 57.22
Std Dev 2.612
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch39, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 37
Mean 61.05
Std Dev 1.723
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch39, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch39, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch40, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 29.83
Std Dev 3.422
Gaus mean : 30.0814
Gaus Width: 3.6423
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 36.49
Std Dev 3.099
Gaus mean : 36.9590
Gaus Width: 3.2754
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 43.57
Std Dev 3.578
Gaus mean : 43.9110
Gaus Width: 3.7679
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 50.44
Std Dev 3.395
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 55.12
Std Dev 9.029
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 60.39
Std Dev 2.182
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch40, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62
Std Dev 1.225
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch40, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 27.9
Std Dev 4.747
Gaus mean : 29.1375
Gaus Width: 3.5071
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 94
Mean 35.93
Std Dev 3.742
Gaus mean : 36.2444
Gaus Width: 3.8858
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 44.38
Std Dev 3.223
Gaus mean : 44.1612
Gaus Width: 3.7781
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 50.37
Std Dev 3.66
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.02
Std Dev 2.919
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 58.7
Std Dev 9.265
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62
Std Dev 1.549
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch41, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch42, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 30.53
Std Dev 6.843
Gaus mean : 32.3390
Gaus Width: 3.7719
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch42, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 38.89
Std Dev 3.152
Gaus mean : 39.1248
Gaus Width: 2.9702
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch42, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 44.45
Std Dev 3.124
Gaus mean : 44.7223
Gaus Width: 2.6206
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch42, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 50.53
Std Dev 3.638
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch42, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 57.21
Std Dev 3.031
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch42, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 31
Mean 59.1
Std Dev 10.93
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch42, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch42, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 12.5
Std Dev 12.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch43, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 85
Mean 27.89
Std Dev 6.393
Gaus mean : 29.7167
Gaus Width: 3.6267
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch43, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 35.72
Std Dev 3.625
Gaus mean : 36.9287
Gaus Width: 3.1003
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch43, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 43.3
Std Dev 3.09
Gaus mean : 43.7401
Gaus Width: 3.2736
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch43, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 49.82
Std Dev 3.273
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch43, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 56.56
Std Dev 2.775
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch43, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 58.88
Std Dev 9.564
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch43, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch43, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 3.6
Std Dev 7.2
Entry
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch44, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 30.28
Std Dev 3.553
Gaus mean : 30.3785
Gaus Width: 3.4399
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch44, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 36.83
Std Dev 3.243
Gaus mean : 37.2531
Gaus Width: 3.6985
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch44, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 43.48
Std Dev 2.928
Gaus mean : 43.6858
Gaus Width: 3.2505
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch44, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 49.16
Std Dev 3.178
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch44, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 54.93
Std Dev 2.834
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch44, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 58.3
Std Dev 8.709
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch44, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 10
Mean 62.1
Std Dev 0.7
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch44, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch45, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 28.93
Std Dev 4.715
Gaus mean : 29.5394
Gaus Width: 3.2456
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch45, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 35.67
Std Dev 3.295
Gaus mean : 37.1746
Gaus Width: 3.9532
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch45, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 43.42
Std Dev 3.646
Gaus mean : 44.0437
Gaus Width: 3.6274
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch45, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 49.85
Std Dev 3.596
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch45, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 56.78
Std Dev 3.057
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch45, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 37
Mean 59
Std Dev 10.02
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch45, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch45, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch46, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 29.98
Std Dev 3.155
Gaus mean : 30.8906
Gaus Width: 3.3129
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 36.14
Std Dev 2.481
Gaus mean : 36.7644
Gaus Width: 2.7952
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 42.56
Std Dev 3.269
Gaus mean : 43.1469
Gaus Width: 3.3839
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 49.45
Std Dev 3.117
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 55.69
Std Dev 2.928
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 40
Mean 58.8
Std Dev 9.636
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 8
Mean 62
Std Dev 1.118
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch46, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch47, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 31.6
Std Dev 5.164
Gaus mean : 32.3638
Gaus Width: 3.4020
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch47, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 38
Std Dev 3.355
Gaus mean : 38.2318
Gaus Width: 3.7778
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch47, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 44.32
Std Dev 3.459
Gaus mean : 44.7898
Gaus Width: 3.6749
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch47, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 50.83
Std Dev 3.053
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch47, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 57.32
Std Dev 2.879
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch47, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.44
Std Dev 10.46
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch47, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch47, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch48, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 30.59
Std Dev 6.131
Gaus mean : 32.0657
Gaus Width: 3.2733
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 38.42
Std Dev 3.285
Gaus mean : 38.4595
Gaus Width: 3.5979
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 43.69
Std Dev 3.064
Gaus mean : 44.1035
Gaus Width: 2.9472
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 50.03
Std Dev 2.649
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 56.14
Std Dev 2.348
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.12
Std Dev 9.544
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 62.17
Std Dev 0.6872
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch48, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch49, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 29.97
Std Dev 3.456
Gaus mean : 30.5028
Gaus Width: 3.3506
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch49, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 37.46
Std Dev 2.899
Gaus mean : 37.5538
Gaus Width: 3.3639
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch49, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 44.51
Std Dev 3.459
Gaus mean : 45.3735
Gaus Width: 3.5514
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch49, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 51.4
Std Dev 3.227
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch49, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.85
Std Dev 3.066
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch49, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 58.93
Std Dev 9.549
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch49, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch49, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 28.32
Std Dev 7.941
Gaus mean : 30.9637
Gaus Width: 3.1889
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 36.73
Std Dev 3.159
Gaus mean : 37.4203
Gaus Width: 3.7330
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 43.31
Std Dev 3.402
Gaus mean : 43.7861
Gaus Width: 3.8947
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 50.81
Std Dev 3.479
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 56.67
Std Dev 2.54
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch50, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 59.59
Std Dev 9.265
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch50, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch50, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch51, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 31.71
Std Dev 3.265
Gaus mean : 31.8090
Gaus Width: 3.6143
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 38.12
Std Dev 3.423
Gaus mean : 38.6570
Gaus Width: 3.2973
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 45.48
Std Dev 2.855
Gaus mean : 45.5707
Gaus Width: 3.1214
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 51.6
Std Dev 2.752
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 56.33
Std Dev 7.739
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 61.15
Std Dev 1.657
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch51, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch51, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 29.51
Std Dev 6.049
Gaus mean : 30.7575
Gaus Width: 3.2484
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 36.8
Std Dev 3.251
Gaus mean : 37.7454
Gaus Width: 3.7636
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 43.83
Std Dev 2.947
Gaus mean : 44.1979
Gaus Width: 3.0289
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 50.21
Std Dev 3.251
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 56.71
Std Dev 2.629
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 37
Mean 58.84
Std Dev 9.999
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch52, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 62
Std Dev 1.309
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch52, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 31.55
Std Dev 3.307
Gaus mean : 32.3538
Gaus Width: 2.9052
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 38.66
Std Dev 3.493
Gaus mean : 38.7017
Gaus Width: 3.7912
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 45.12
Std Dev 3.081
Gaus mean : 46.1915
Gaus Width: 3.2986
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 51.82
Std Dev 2.658
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 56.8
Std Dev 3.28
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 32
Mean 58.88
Std Dev 10.78
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch53, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch54, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 28.32
Std Dev 4.637
Gaus mean : 29.2165
Gaus Width: 3.6544
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 36.69
Std Dev 3.174
Gaus mean : 37.1674
Gaus Width: 3.9590
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 42.7
Std Dev 3.418
Gaus mean : 43.0438
Gaus Width: 3.1705
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 48.46
Std Dev 2.806
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 54.63
Std Dev 3.018
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 58.71
Std Dev 8.078
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch54, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 61.75
Std Dev 1.299
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch54, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch55, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 83
Mean 29.8
Std Dev 3.477
Gaus mean : 30.0558
Gaus Width: 3.6780
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 37.09
Std Dev 3.198
Gaus mean : 37.5118
Gaus Width: 4.3442
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 43.14
Std Dev 3.496
Gaus mean : 44.0840
Gaus Width: 3.8316
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 50.11
Std Dev 2.733
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 56.38
Std Dev 2.95
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 31
Mean 59.06
Std Dev 10.92
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.5
Std Dev 0.866
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch55, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch56, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 28.97
Std Dev 6.016
Gaus mean : 30.0627
Gaus Width: 2.4716
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 36.37
Std Dev 3.228
Gaus mean : 37.0657
Gaus Width: 3.9289
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 44
Std Dev 3.347
Gaus mean : 44.5193
Gaus Width: 2.7721
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 49.2
Std Dev 3.272
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 55.72
Std Dev 3.134
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 59
Std Dev 9.793
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch56, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch57, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 89
Mean 28.07
Std Dev 8.276
Gaus mean : 30.8239
Gaus Width: 3.4803
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch57, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 37.76
Std Dev 3.248
Gaus mean : 37.7121
Gaus Width: 3.2969
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch57, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 44.06
Std Dev 3.37
Gaus mean : 45.2760
Gaus Width: 3.4577
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch57, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 50.9
Std Dev 3.351
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch57, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 56.39
Std Dev 3.102
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch57, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.44
Std Dev 10.45
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch57, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch57, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch58, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 30.78
Std Dev 3.761
Gaus mean : 30.9533
Gaus Width: 3.7163
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch58, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 36.41
Std Dev 5.746
Gaus mean : 36.9342
Gaus Width: 3.7930
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch58, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 43.02
Std Dev 3.476
Gaus mean : 43.7311
Gaus Width: 3.4321
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch58, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 49.6
Std Dev 3.356
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch58, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 56
Std Dev 2.566
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch58, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 59.11
Std Dev 8.916
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch58, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch58, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch59, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 30.23
Std Dev 3.47
Gaus mean : 30.5279
Gaus Width: 3.5844
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch59, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 36.77
Std Dev 3.288
Gaus mean : 37.2528
Gaus Width: 3.3689
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch59, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 43.26
Std Dev 3.078
Gaus mean : 43.8251
Gaus Width: 3.1996
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch59, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 49.85
Std Dev 2.925
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch59, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 56.77
Std Dev 2.674
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch59, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 35
Mean 59.23
Std Dev 10.28
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch59, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch59, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch60, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 30.07
Std Dev 4.759
Gaus mean : 30.4515
Gaus Width: 3.3165
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 37.23
Std Dev 3.211
Gaus mean : 37.6801
Gaus Width: 3.1825
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 43.18
Std Dev 3.16
Gaus mean : 43.5270
Gaus Width: 3.6357
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 49.03
Std Dev 3.693
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 55.38
Std Dev 3.112
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 59.22
Std Dev 9.034
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch60, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch60, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch61, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 30.57
Std Dev 4.99
Gaus mean : 31.7823
Gaus Width: 3.4450
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 37.59
Std Dev 3.698
Gaus mean : 37.9767
Gaus Width: 3.8472
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 44.32
Std Dev 3.089
Gaus mean : 44.7660
Gaus Width: 3.3055
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 50.89
Std Dev 3.257
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 56.14
Std Dev 2.964
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 58.95
Std Dev 9.415
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch61, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch62, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 29.86
Std Dev 4.953
Gaus mean : 30.6055
Gaus Width: 3.9637
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch62, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 36.94
Std Dev 3.065
Gaus mean : 37.2107
Gaus Width: 3.1410
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch62, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 43.62
Std Dev 3.54
Gaus mean : 43.6125
Gaus Width: 4.0545
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch62, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 49.64
Std Dev 2.875
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch62, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 55.92
Std Dev 3.216
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch62, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 59.97
Std Dev 2.27
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch62, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 9
Mean 55.33
Std Dev 19.59
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch62, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch63, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 29.94
Std Dev 6.086
Gaus mean : 31.1334
Gaus Width: 3.3580
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 36.9
Std Dev 2.971
Gaus mean : 37.9426
Gaus Width: 3.6119
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 43.76
Std Dev 3.08
Gaus mean : 44.8160
Gaus Width: 3.6934
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 50.74
Std Dev 3.148
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 55.7
Std Dev 3.275
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 33
Mean 58.76
Std Dev 10.57
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 62.43
Std Dev 0.7284
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch63, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 96
Mean 30.02
Std Dev 8.608
Gaus mean : 32.6152
Gaus Width: 4.0626
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 39.69
Std Dev 3.284
Gaus mean : 40.1934
Gaus Width: 3.5439
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 45.58
Std Dev 2.755
Gaus mean : 46.0913
Gaus Width: 2.9093
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 52.04
Std Dev 3.107
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 58.35
Std Dev 3.118
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 14
Mean 57
Std Dev 15.87
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch64, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch64, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch65, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 28.19
Std Dev 5.79
Gaus mean : 29.5941
Gaus Width: 3.0233
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 35.27
Std Dev 3.257
Gaus mean : 35.9126
Gaus Width: 3.2736
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch65, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 41.84
Std Dev 3.496
Gaus mean : 42.5731
Gaus Width: 3.4779
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 49.21
Std Dev 3.517
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 55.45
Std Dev 2.735
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 59.62
Std Dev 2.733
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 11
Mean 56.18
Std Dev 17.82
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch65, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch66, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 32.25
Std Dev 3.898
Gaus mean : 32.5912
Gaus Width: 4.0048
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch66, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 39.39
Std Dev 3.302
Gaus mean : 39.8384
Gaus Width: 3.3720
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch66, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 46.05
Std Dev 3.209
Gaus mean : 46.3659
Gaus Width: 3.0596
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch66, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 51.53
Std Dev 2.937
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch66, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 57.54
Std Dev 2.901
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch66, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 31
Mean 59.13
Std Dev 10.92
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch66, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch66, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch67, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 28.46
Std Dev 5.377
Gaus mean : 29.4776
Gaus Width: 3.1200
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 95
Mean 35.54
Std Dev 3.868
Gaus mean : 35.9734
Gaus Width: 4.0901
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 42.7
Std Dev 3.276
Gaus mean : 43.2333
Gaus Width: 3.3254
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 48.8
Std Dev 3.738
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 55.48
Std Dev 3.318
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 58.64
Std Dev 9.439
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 62
Std Dev 1.528
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch67, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch68, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 29.87
Std Dev 4.907
Gaus mean : 31.3205
Gaus Width: 3.1250
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch68, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 37.68
Std Dev 3.092
Gaus mean : 38.1993
Gaus Width: 3.2400
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch68, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 44.21
Std Dev 3.282
Gaus mean : 43.8023
Gaus Width: 4.0177
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch68, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 49.08
Std Dev 3.646
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch68, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 56.08
Std Dev 2.981
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch68, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 60.68
Std Dev 1.658
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch68, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 53.71
Std Dev 21.93
Entry
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch68, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch69, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 32.06
Std Dev 2.749
Gaus mean : 32.6588
Gaus Width: 3.0431
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch69, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 38.7
Std Dev 2.888
Gaus mean : 38.4802
Gaus Width: 2.6185
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch69, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 45.12
Std Dev 3.219
Gaus mean : 45.5863
Gaus Width: 3.4651
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch69, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 51.97
Std Dev 3.01
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch69, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 58.23
Std Dev 2.964
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch69, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 21
Mean 58.52
Std Dev 13.2
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch69, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch69, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 29.7
Std Dev 3.477
Gaus mean : 30.0825
Gaus Width: 3.3206
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 36.19
Std Dev 3.311
Gaus mean : 35.5361
Gaus Width: 4.0982
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 42.69
Std Dev 3.019
Gaus mean : 43.4930
Gaus Width: 3.2077
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 49.51
Std Dev 3.325
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 55.54
Std Dev 2.83
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 58.78
Std Dev 8.758
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 62.33
Std Dev 1.106
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch70, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch71, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 30.8
Std Dev 4.984
Gaus mean : 31.5481
Gaus Width: 3.9603
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch71, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 38.58
Std Dev 3.691
Gaus mean : 38.9095
Gaus Width: 4.1682
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch71, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 45.19
Std Dev 3.356
Gaus mean : 45.7149
Gaus Width: 3.9071
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch71, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 51.79
Std Dev 3.122
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch71, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 56.84
Std Dev 8.254
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch71, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 60.96
Std Dev 1.531
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch71, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch71, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch72, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 29.69
Std Dev 4.76
Gaus mean : 30.3754
Gaus Width: 3.1994
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch72, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 37.42
Std Dev 3.256
Gaus mean : 37.8477
Gaus Width: 3.7132
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch72, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 42.72
Std Dev 2.928
Gaus mean : 42.7687
Gaus Width: 3.1987
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch72, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 49.64
Std Dev 3.581
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch72, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 54.96
Std Dev 3.047
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch72, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 60.06
Std Dev 2.349
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch72, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 50.83
Std Dev 22.81
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch72, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch73, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 30.26
Std Dev 6.209
Gaus mean : 31.7233
Gaus Width: 3.3342
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 83
Mean 39.25
Std Dev 3.57
Gaus mean : 39.8919
Gaus Width: 4.2620
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 45.6
Std Dev 3.571
Gaus mean : 46.4945
Gaus Width: 4.8063
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 51.56
Std Dev 3.423
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 57.02
Std Dev 8.108
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 61.15
Std Dev 1.791
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch73, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch73, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch74, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 29.19
Std Dev 3.426
Gaus mean : 29.6758
Gaus Width: 3.7186
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch74, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 36.16
Std Dev 3.521
Gaus mean : 36.0508
Gaus Width: 3.5282
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch74, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 42.58
Std Dev 3.432
Gaus mean : 43.1811
Gaus Width: 4.4606
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch74, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 92
Mean 50.05
Std Dev 4.084
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch74, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 56.52
Std Dev 2.897
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch74, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 36
Mean 59.97
Std Dev 2.075
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch74, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 11
Mean 56.64
Std Dev 17.94
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch74, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch75, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 31.34
Std Dev 4.89
Gaus mean : 32.4811
Gaus Width: 3.1031
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 38.05
Std Dev 3.252
Gaus mean : 39.3458
Gaus Width: 3.5626
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 44.22
Std Dev 3.748
Gaus mean : 44.0825
Gaus Width: 3.9920
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 50.43
Std Dev 3.731
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 56.81
Std Dev 3.245
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 28
Mean 58.54
Std Dev 11.38
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch75, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62.4
Std Dev 0.8
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch75, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch76, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 30.09
Std Dev 4.665
Gaus mean : 30.9831
Gaus Width: 3.4063
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 36.78
Std Dev 2.702
Gaus mean : 37.5783
Gaus Width: 2.5574
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 42.9
Std Dev 3.375
Gaus mean : 43.4144
Gaus Width: 3.5573
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 49.35
Std Dev 3.223
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch76, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 55.88
Std Dev 3.197
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.24
Std Dev 10.42
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch76, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch77, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 29.95
Std Dev 5.81
Gaus mean : 30.9060
Gaus Width: 3.2771
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 37.66
Std Dev 3.043
Gaus mean : 38.3915
Gaus Width: 3.8214
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 43.68
Std Dev 2.896
Gaus mean : 44.7458
Gaus Width: 3.3254
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 50.29
Std Dev 3
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch77, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 56.37
Std Dev 2.971
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 59
Std Dev 9.311
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62.33
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch77, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch78, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 29.91
Std Dev 5.942
Gaus mean : 31.2318
Gaus Width: 3.4737
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch78, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 37.75
Std Dev 3.819
Gaus mean : 38.6481
Gaus Width: 4.2493
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch78, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 44.02
Std Dev 3.467
Gaus mean : 44.3763
Gaus Width: 3.9238
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch78, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 51.35
Std Dev 3.55
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch78, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 32
Mean 56.03
Std Dev 2.531
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L003S, U12-ch78, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 59.16
Std Dev 9.155
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch78, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 60.71
Std Dev 2.185
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch78, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch79, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 28.01
Std Dev 6.552
Gaus mean : 29.9224
Gaus Width: 2.6804
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch79, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 36.27
Std Dev 3.359
Gaus mean : 37.1342
Gaus Width: 3.5883
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch79, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 43.25
Std Dev 4.002
Gaus mean : 44.1845
Gaus Width: 4.3645
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch79, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 49.87
Std Dev 3.12
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch79, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 56.05
Std Dev 3.4
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch79, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 38
Mean 59.66
Std Dev 2.239
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch79, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 9
Mean 55.44
Std Dev 19.62
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch79, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch80, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 28.08
Std Dev 3.214
Gaus mean : 28.5559
Gaus Width: 3.5664
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 35.2
Std Dev 3.609
Gaus mean : 35.3448
Gaus Width: 3.9332
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 41.17
Std Dev 3.673
Gaus mean : 41.5389
Gaus Width: 4.6034
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 47.81
Std Dev 3.082
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch80, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 36
Mean 53.42
Std Dev 2.487
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 58.37
Std Dev 2.8
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 14
Mean 61.86
Std Dev 1.245
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch80, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 6
Std Dev 8.485
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 30.2
Std Dev 5.177
Gaus mean : 30.7439
Gaus Width: 4.3902
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 37.42
Std Dev 3.4
Gaus mean : 37.6405
Gaus Width: 4.1992
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 44.29
Std Dev 3.183
Gaus mean : 44.4921
Gaus Width: 3.1605
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 50.31
Std Dev 3.192
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 56.65
Std Dev 2.25
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 59.11
Std Dev 8.983
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch81, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch81, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch82, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 29.75
Std Dev 3.001
Gaus mean : 30.0893
Gaus Width: 3.2973
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch82, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 35.04
Std Dev 2.676
Gaus mean : 35.1780
Gaus Width: 2.7535
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch82, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 40.96
Std Dev 3.35
Gaus mean : 41.1347
Gaus Width: 3.6674
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch82, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 48.09
Std Dev 3.203
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch82, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 54.89
Std Dev 3.158
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch82, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 57.79
Std Dev 9.468
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch82, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 14
Mean 61.93
Std Dev 0.961
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch82, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch83, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 29.56
Std Dev 6.225
Gaus mean : 31.1956
Gaus Width: 3.6921
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch83, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 37.31
Std Dev 3.264
Gaus mean : 37.8827
Gaus Width: 3.6854
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch83, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 44.59
Std Dev 3.179
Gaus mean : 45.2910
Gaus Width: 3.1218
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch83, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 50.98
Std Dev 3.189
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch83, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 55.6
Std Dev 2.914
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch83, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 59.22
Std Dev 8.614
Entry
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch83, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch83, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch84, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 29.65
Std Dev 4.731
Gaus mean : 30.6935
Gaus Width: 2.8772
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 36.76
Std Dev 2.653
Gaus mean : 37.1197
Gaus Width: 2.7611
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 43.1
Std Dev 3.004
Gaus mean : 43.6765
Gaus Width: 3.1048
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 48.9
Std Dev 3.048
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 55.55
Std Dev 3.258
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 58.42
Std Dev 8.379
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch84, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 61
Std Dev 1.871
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch84, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch85, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 28.85
Std Dev 6.695
Gaus mean : 30.7710
Gaus Width: 2.6421
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 91
Mean 36.96
Std Dev 3.721
Gaus mean : 37.0921
Gaus Width: 3.5627
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 44.44
Std Dev 3.003
Gaus mean : 44.5341
Gaus Width: 3.2429
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 49.86
Std Dev 3.391
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 56.14
Std Dev 2.555
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 59.06
Std Dev 8.531
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch85, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch85, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch86, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 29.69
Std Dev 5.018
Gaus mean : 30.7315
Gaus Width: 3.5685
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 36.06
Std Dev 3.176
Gaus mean : 36.3322
Gaus Width: 4.2097
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 43
Std Dev 3.424
Gaus mean : 43.6206
Gaus Width: 3.4239
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 50.05
Std Dev 3.524
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 55.6
Std Dev 3.398
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 58.65
Std Dev 9.054
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch86, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 60.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch86, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 52.5
Std Dev 17.61
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 30.13
Std Dev 3.598
Gaus mean : 30.6071
Gaus Width: 3.8338
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 36.9
Std Dev 2.924
Gaus mean : 37.8765
Gaus Width: 3.6566
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 43.44
Std Dev 3.174
Gaus mean : 43.9801
Gaus Width: 2.6094
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 50.78
Std Dev 2.925
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 56.9
Std Dev 3.201
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch87, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 33
Mean 59.12
Std Dev 10.56
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch87, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch87, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch88, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 30.22
Std Dev 3.426
Gaus mean : 30.8204
Gaus Width: 3.6713
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 36.67
Std Dev 3.161
Gaus mean : 36.9933
Gaus Width: 2.5917
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 43.03
Std Dev 3.071
Gaus mean : 43.5509
Gaus Width: 2.8682
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 49.49
Std Dev 2.643
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 55.09
Std Dev 3.403
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 58.3
Std Dev 8.908
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 11
Mean 61.73
Std Dev 1.052
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L003S, U12-ch88, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch89, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 30.12
Std Dev 3.456
Gaus mean : 30.8200
Gaus Width: 3.3639
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch89, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 37.3
Std Dev 3.487
Gaus mean : 37.8664
Gaus Width: 3.5326
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch89, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 45.08
Std Dev 3.381
Gaus mean : 45.6295
Gaus Width: 3.2777
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch89, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 51.33
Std Dev 3.517
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch89, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 56.77
Std Dev 2.729
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch89, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 60.66
Std Dev 2.344
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch89, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 40.33
Std Dev 28.55
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch89, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 7.333
Std Dev 10.37
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 27.54
Std Dev 4.895
Gaus mean : 28.6257
Gaus Width: 2.6462
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 34.96
Std Dev 3.415
Gaus mean : 35.6492
Gaus Width: 3.5829
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 41.9
Std Dev 3.399
Gaus mean : 42.3177
Gaus Width: 3.6570
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 48.8
Std Dev 3.073
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 55.25
Std Dev 3.261
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 59.91
Std Dev 2.285
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 9
Mean 54.78
Std Dev 19.41
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch90, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch91, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 28.5
Std Dev 3.64
Gaus mean : 29.0420
Gaus Width: 3.6694
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch91, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 34.71
Std Dev 3.365
Gaus mean : 35.3785
Gaus Width: 3.4175
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch91, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 42.49
Std Dev 3.511
Gaus mean : 43.0838
Gaus Width: 3.1812
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch91, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 49.05
Std Dev 3.17
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch91, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 55.32
Std Dev 2.5
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch91, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 59.14
Std Dev 8.672
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch91, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.5
Std Dev 0.866
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch91, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 9.5
Std Dev 9.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch92, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 29.45
Std Dev 6.08
Gaus mean : 31.0311
Gaus Width: 3.1614
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch92, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 37.58
Std Dev 3.299
Gaus mean : 37.9719
Gaus Width: 3.7261
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch92, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 44.42
Std Dev 2.93
Gaus mean : 44.5449
Gaus Width: 2.6205
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch92, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 50.91
Std Dev 3.557
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch92, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 56.23
Std Dev 2.83
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch92, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 58.77
Std Dev 9.712
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch92, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 7
Mean 62.86
Std Dev 0.3499
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch92, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 30.76
Std Dev 6.179
Gaus mean : 31.7971
Gaus Width: 3.7917
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 37.65
Std Dev 3.203
Gaus mean : 38.5487
Gaus Width: 3.6770
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 45.13
Std Dev 3.647
Gaus mean : 45.3291
Gaus Width: 3.5770
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 51.35
Std Dev 3.4
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 38
Mean 56.53
Std Dev 3.258
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch93, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 58.96
Std Dev 8.62
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch93, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch93, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch94, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 30.88
Std Dev 5.008
Gaus mean : 31.0644
Gaus Width: 3.3994
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 37.11
Std Dev 3.207
Gaus mean : 37.6091
Gaus Width: 3.2945
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 42.63
Std Dev 3.042
Gaus mean : 43.5041
Gaus Width: 2.7555
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 49.22
Std Dev 3.28
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 54.96
Std Dev 2.734
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 59.24
Std Dev 8.789
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch94, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 61
Std Dev 1.789
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch94, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch95, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 31.84
Std Dev 3.278
Gaus mean : 31.9383
Gaus Width: 3.6899
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch95, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 37.09
Std Dev 3.368
Gaus mean : 37.4694
Gaus Width: 3.5302
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch95, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 44.91
Std Dev 3.601
Gaus mean : 45.4076
Gaus Width: 3.6849
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch95, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 51.4
Std Dev 3.275
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch95, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 57.67
Std Dev 2.97
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch95, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 58.81
Std Dev 11.86
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch95, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch95, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 51
Mean 29.82
Std Dev 4.934
Gaus mean : 30.6487
Gaus Width: 3.2372
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 36.29
Std Dev 3.259
Gaus mean : 36.7922
Gaus Width: 3.1449
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch96, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 43.41
Std Dev 3.759
Gaus mean : 43.8660
Gaus Width: 3.4438
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 49.56
Std Dev 3.765
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 55.12
Std Dev 3.003
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 59.09
Std Dev 9.15
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch96, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 6
Mean 61
Std Dev 2.082
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch96, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 8.333
Std Dev 11.79
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 29.53
Std Dev 7.354
Gaus mean : 30.9340
Gaus Width: 3.0819
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 37.81
Std Dev 3.13
Gaus mean : 38.0715
Gaus Width: 3.2273
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 43.93
Std Dev 3.127
Gaus mean : 44.4760
Gaus Width: 3.6746
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 50.53
Std Dev 3.342
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch97, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 56.73
Std Dev 3.069
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 60.82
Std Dev 1.839
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch97, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 41.67
Std Dev 29.47
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch97, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch98, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 29.51
Std Dev 4.735
Gaus mean : 30.4240
Gaus Width: 3.4220
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch98, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 36.53
Std Dev 3.086
Gaus mean : 37.3037
Gaus Width: 3.0947
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch98, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 42.29
Std Dev 3.347
Gaus mean : 43.0964
Gaus Width: 3.6343
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch98, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 49.11
Std Dev 3.075
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch98, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 55.19
Std Dev 3.011
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch98, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 58.33
Std Dev 9.148
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch98, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 12
Mean 61.33
Std Dev 1.795
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch98, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch99, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 29.11
Std Dev 5.894
Gaus mean : 29.9565
Gaus Width: 3.0431
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 36.95
Std Dev 3.246
Gaus mean : 37.0361
Gaus Width: 3.7013
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 43.36
Std Dev 3.83
Gaus mean : 43.9098
Gaus Width: 4.2872
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 49.75
Std Dev 3.028
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch99, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.46
Std Dev 2.613
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 58.77
Std Dev 9.251
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62.2
Std Dev 1.166
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch99, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch100, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 29.42
Std Dev 4.811
Gaus mean : 30.4809
Gaus Width: 2.9843
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch100, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 36.22
Std Dev 2.799
Gaus mean : 36.8187
Gaus Width: 3.9796
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch100, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 42.94
Std Dev 3.557
Gaus mean : 43.7341
Gaus Width: 3.6279
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch100, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 50.22
Std Dev 3.003
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch100, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 55.62
Std Dev 3.416
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch100, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 58.86
Std Dev 8.676
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch100, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch100, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch101, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 30.61
Std Dev 4.793
Gaus mean : 31.0943
Gaus Width: 3.2509
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 87
Mean 39.08
Std Dev 3.668
Gaus mean : 39.6946
Gaus Width: 3.9728
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 45.78
Std Dev 3.275
Gaus mean : 46.5204
Gaus Width: 3.4628
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 52.4
Std Dev 3.418
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 56.2
Std Dev 8.65
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 31
Mean 61.06
Std Dev 2.015
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch101, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch101, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 24
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch102, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 31.4
Std Dev 2.973
Gaus mean : 31.8564
Gaus Width: 3.4772
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch102, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 37.38
Std Dev 3.166
Gaus mean : 38.3748
Gaus Width: 3.5243
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch102, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 43.69
Std Dev 3.06
Gaus mean : 44.3948
Gaus Width: 3.4400
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch102, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 49.75
Std Dev 3.087
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch102, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 55.84
Std Dev 2.914
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch102, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 58.89
Std Dev 9.066
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch102, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch102, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch103, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 28.53
Std Dev 2.793
Gaus mean : 28.8545
Gaus Width: 3.4931
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 84
Mean 35.21
Std Dev 3.381
Gaus mean : 36.1250
Gaus Width: 3.5462
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 43.22
Std Dev 3.246
Gaus mean : 43.4276
Gaus Width: 3.0705
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 50.26
Std Dev 3.302
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 54.95
Std Dev 3.212
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 58.98
Std Dev 8.074
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch103, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch103, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch104, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 84
Mean 28.65
Std Dev 6.531
Gaus mean : 30.4166
Gaus Width: 4.1845
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 36.74
Std Dev 2.795
Gaus mean : 36.8369
Gaus Width: 3.0552
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 42.33
Std Dev 2.92
Gaus mean : 43.3547
Gaus Width: 2.8165
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 48.47
Std Dev 3.153
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 55.39
Std Dev 2.87
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 60.18
Std Dev 2.24
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch104, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 9
Mean 55.33
Std Dev 19.59
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch104, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 30.5
Std Dev 30.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch105, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 84
Mean 31.07
Std Dev 4.874
Gaus mean : 32.3074
Gaus Width: 3.5975
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 38.73
Std Dev 3.346
Gaus mean : 39.4191
Gaus Width: 3.7751
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 46.01
Std Dev 3.868
Gaus mean : 46.3425
Gaus Width: 4.1415
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 51.14
Std Dev 3.493
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 57.04
Std Dev 3.073
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 38
Mean 58.97
Std Dev 9.903
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch105, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch105, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch106, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 29.48
Std Dev 4.703
Gaus mean : 30.4826
Gaus Width: 3.2412
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 36.55
Std Dev 2.823
Gaus mean : 37.0532
Gaus Width: 3.4628
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 43.66
Std Dev 3.66
Gaus mean : 43.9686
Gaus Width: 4.4218
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 49.29
Std Dev 3.33
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 55.73
Std Dev 3.332
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 58.78
Std Dev 9.532
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62.4
Std Dev 0.4899
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch106, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch107, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 30.69
Std Dev 7.193
Gaus mean : 32.2704
Gaus Width: 3.4860
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch107, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 38.17
Std Dev 3.914
Gaus mean : 39.1721
Gaus Width: 3.6986
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch107, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 75
Mean 45.55
Std Dev 4.054
Gaus mean : 46.0425
Gaus Width: 4.3956
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch107, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 52.32
Std Dev 3.72
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch107, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 57.84
Std Dev 3.04
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch107, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 26
Mean 58.77
Std Dev 11.86
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch107, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch107, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch108, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 30.26
Std Dev 3.557
Gaus mean : 30.9229
Gaus Width: 3.9617
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 36.28
Std Dev 3.67
Gaus mean : 37.0566
Gaus Width: 3.8815
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 43.85
Std Dev 3.165
Gaus mean : 44.3520
Gaus Width: 3.8486
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 49.57
Std Dev 3.58
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch108, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 45
Mean 55.62
Std Dev 2.823
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 58.94
Std Dev 8.493
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch108, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch109, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 30.65
Std Dev 3.038
Gaus mean : 31.3263
Gaus Width: 3.4220
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 38.23
Std Dev 3.325
Gaus mean : 38.3923
Gaus Width: 3.5252
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 44.08
Std Dev 2.993
Gaus mean : 44.7409
Gaus Width: 3.5997
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 51.37
Std Dev 3.648
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch109, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 49
Mean 57.06
Std Dev 3.273
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 33
Mean 59.15
Std Dev 10.6
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 61.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch109, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 24
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch110, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 29.98
Std Dev 6.27
Gaus mean : 31.5673
Gaus Width: 3.2189
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 37.75
Std Dev 3.654
Gaus mean : 38.6057
Gaus Width: 3.3772
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 44.52
Std Dev 3.041
Gaus mean : 44.8712
Gaus Width: 3.0049
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 50.76
Std Dev 3.438
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 56.53
Std Dev 3.437
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 38
Mean 58.89
Std Dev 9.918
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch110, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch110, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch111, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 31.11
Std Dev 3.815
Gaus mean : 31.7966
Gaus Width: 3.7950
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 67
Mean 37.61
Std Dev 3.844
Gaus mean : 38.2808
Gaus Width: 4.1995
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 89
Mean 45.11
Std Dev 4.004
Gaus mean : 45.4507
Gaus Width: 4.5370
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 52.25
Std Dev 3.304
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 47
Mean 57.19
Std Dev 2.54
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 36
Mean 60.92
Std Dev 1.77
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch111, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 41.33
Std Dev 29.24
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch111, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch112, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 28.65
Std Dev 5.764
Gaus mean : 29.6548
Gaus Width: 2.8648
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch112, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 77
Mean 36.43
Std Dev 3.458
Gaus mean : 36.9661
Gaus Width: 3.8102
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch112, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 43.33
Std Dev 2.948
Gaus mean : 43.6816
Gaus Width: 3.1797
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch112, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 91
Mean 50.07
Std Dev 3.735
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch112, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 57.23
Std Dev 2.365
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch112, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 34
Mean 59.15
Std Dev 10.43
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch112, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62.4
Std Dev 0.8
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch112, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch113, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 76
Mean 30.84
Std Dev 6.188
Gaus mean : 32.0448
Gaus Width: 3.3642
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 37.75
Std Dev 3.227
Gaus mean : 38.8108
Gaus Width: 3.1986
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 44.77
Std Dev 3.485
Gaus mean : 44.9647
Gaus Width: 3.2501
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 50.68
Std Dev 3.566
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 56.29
Std Dev 7.616
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 23
Mean 61.26
Std Dev 1.39
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch113, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch113, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch114, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 30.03
Std Dev 2.939
Gaus mean : 30.3178
Gaus Width: 3.0121
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 50
Mean 35.06
Std Dev 3.127
Gaus mean : 36.4301
Gaus Width: 4.7826
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 41.79
Std Dev 3.464
Gaus mean : 41.9345
Gaus Width: 3.4920
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 47.02
Std Dev 3.079
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 53.55
Std Dev 3.669
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 60
Mean 59
Std Dev 2.84
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 9
Mean 54.78
Std Dev 19.4
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch114, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 7
Std Dev 9.899
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 79
Mean 29.9
Std Dev 5.986
Gaus mean : 30.9307
Gaus Width: 4.3342
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 37.8
Std Dev 3.317
Gaus mean : 38.3651
Gaus Width: 3.7756
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 45.09
Std Dev 3.37
Gaus mean : 45.0564
Gaus Width: 3.9466
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 50.02
Std Dev 3.227
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 56.86
Std Dev 2.655
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 38
Mean 59.18
Std Dev 9.955
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 61
Std Dev 1
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L003S, U12-ch115, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch116, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 31.12
Std Dev 3.462
Gaus mean : 31.3211
Gaus Width: 3.5953
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch116, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 38.15
Std Dev 3.407
Gaus mean : 38.2931
Gaus Width: 3.6773
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch116, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 54
Mean 44.59
Std Dev 3.608
Gaus mean : 45.3734
Gaus Width: 3.2592
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch116, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 50.73
Std Dev 3.593
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch116, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 56.49
Std Dev 3.001
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch116, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 59.29
Std Dev 9.582
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch116, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch116, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch117, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 32.39
Std Dev 3.389
Gaus mean : 32.9573
Gaus Width: 3.8432
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 39.59
Std Dev 3.574
Gaus mean : 40.1213
Gaus Width: 3.4372
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 61
Mean 45.69
Std Dev 3.405
Gaus mean : 46.0214
Gaus Width: 3.7930
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 52.19
Std Dev 3.473
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 58
Mean 56.71
Std Dev 8.049
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 25
Mean 61.48
Std Dev 1.7
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch117, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch117, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch118, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 39
Mean 30.56
Std Dev 5.62
Gaus mean : 31.3948
Gaus Width: 2.8869
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 36.51
Std Dev 3.311
Gaus mean : 37.1724
Gaus Width: 3.2665
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 43.89
Std Dev 3.082
Gaus mean : 44.5231
Gaus Width: 2.9670
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 50.24
Std Dev 3.075
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 55.69
Std Dev 3.236
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 58.9
Std Dev 9.517
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 62.4
Std Dev 0.4899
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch118, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch119, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 30.51
Std Dev 6.197
Gaus mean : 31.7519
Gaus Width: 3.0136
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 62
Mean 37.27
Std Dev 3.158
Gaus mean : 37.3111
Gaus Width: 2.6983
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 44.64
Std Dev 3.321
Gaus mean : 45.0776
Gaus Width: 3.3949
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 53
Mean 51.28
Std Dev 3.433
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 56.1
Std Dev 2.917
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 41
Mean 60.39
Std Dev 2.047
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 5
Mean 50.2
Std Dev 25.1
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch119, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 4
Mean 6.25
Std Dev 10.83
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 30.24
Std Dev 3.691
Gaus mean : 30.4269
Gaus Width: 3.3705
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 37.62
Std Dev 3.185
Gaus mean : 38.1737
Gaus Width: 3.2657
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 43.88
Std Dev 3.825
Gaus mean : 44.9296
Gaus Width: 3.8058
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 78
Mean 50.21
Std Dev 3.712
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 46
Mean 56.24
Std Dev 2.868
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 44
Mean 60.61
Std Dev 2.047
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 41.33
Std Dev 29.24
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L003S, U12-ch120, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 65
Mean 30.66
Std Dev 3.908
Gaus mean : 31.2458
Gaus Width: 3.8582
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 85
Mean 38.19
Std Dev 3.948
Gaus mean : 38.6150
Gaus Width: 4.4415
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 44.64
Std Dev 3.249
Gaus mean : 46.3798
Gaus Width: 4.0201
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 64
Mean 51.14
Std Dev 3.061
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 57.57
Std Dev 2.996
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch121, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 29
Mean 58.59
Std Dev 11.27
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch121, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch121, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch122, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 29.25
Std Dev 5.158
Gaus mean : 29.6161
Gaus Width: 3.4500
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch122, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 36.39
Std Dev 3.806
Gaus mean : 36.9991
Gaus Width: 3.2416
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch122, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 43.41
Std Dev 3.494
Gaus mean : 44.0614
Gaus Width: 2.9168
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch122, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 49.88
Std Dev 2.988
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch122, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 66
Mean 55.56
Std Dev 3.367
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch122, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 43
Mean 60.7
Std Dev 1.947
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch122, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 29.5
Std Dev 29.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch122, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch123, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 63
Mean 31.52
Std Dev 3.116
Gaus mean : 31.7753
Gaus Width: 3.6768
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 38.51
Std Dev 3.227
Gaus mean : 38.7118
Gaus Width: 3.4107
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 44.8
Std Dev 3.018
Gaus mean : 45.7989
Gaus Width: 3.1595
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 51.17
Std Dev 2.847
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 57.62
Std Dev 3.161
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 22
Mean 57.86
Std Dev 12.91
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch123, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch123, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 80
Mean 29.62
Std Dev 3.679
Gaus mean : 30.2792
Gaus Width: 4.0506
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 36.47
Std Dev 2.941
Gaus mean : 37.2176
Gaus Width: 2.8165
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L003S, U12-ch124, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 72
Mean 42.85
Std Dev 3.067
Gaus mean : 43.5252
Gaus Width: 2.8089
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 69
Mean 50.26
Std Dev 3.287
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch124, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 42
Mean 55.31
Std Dev 3.284
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 58.54
Std Dev 8.57
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 8
Mean 61.25
Std Dev 1.714
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L003S, U12-ch124, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch125, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 68
Mean 31.06
Std Dev 4.97
Gaus mean : 32.0339
Gaus Width: 3.9242
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch125, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 88
Mean 38.91
Std Dev 3.91
Gaus mean : 39.9660
Gaus Width: 4.3691
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch125, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 56
Mean 46.32
Std Dev 3.428
Gaus mean : 46.6719
Gaus Width: 3.7708
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch125, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 55
Mean 51.6
Std Dev 3.125
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch125, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 73
Mean 57.05
Std Dev 7.445
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch125, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 18
Mean 61.5
Std Dev 1.537
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch125, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch125, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch126, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 74
Mean 30.59
Std Dev 5.002
Gaus mean : 31.3136
Gaus Width: 3.8969
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch126, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 81
Mean 38.42
Std Dev 3.896
Gaus mean : 38.3965
Gaus Width: 3.7708
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch126, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 59
Mean 45.36
Std Dev 3.559
Gaus mean : 46.4927
Gaus Width: 3.6515
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch126, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 51.94
Std Dev 3.672
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch126, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 57
Mean 57.74
Std Dev 2.731
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch126, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 23
Mean 58.83
Std Dev 12.64
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch126, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch126, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch127, adc0
calib_packv5_042523_0143.root, FC#13, port D2
Entries 91
Mean 27.65
Std Dev 6.815
Gaus mean : 29.3019
Gaus Width: 3.6720
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc1
calib_packv5_042523_0143.root, FC#13, port D2
Entries 70
Mean 37.31
Std Dev 2.959
Gaus mean : 37.7640
Gaus Width: 3.1482
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc2
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 43.04
Std Dev 3.414
Gaus mean : 43.5585
Gaus Width: 3.1112
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc3
calib_packv5_042523_0143.root, FC#13, port D2
Entries 71
Mean 49.21
Std Dev 3.189
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc4
calib_packv5_042523_0143.root, FC#13, port D2
Entries 52
Mean 55.62
Std Dev 3.341
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc5
calib_packv5_042523_0143.root, FC#13, port D2
Entries 48
Mean 58.27
Std Dev 8.819
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc6
calib_packv5_042523_0143.root, FC#13, port D2
Entries 8
Mean 62.38
Std Dev 0.9922
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L003S, U12-ch127, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L003S, U12-ch127, adc7
calib_packv5_042523_0143.root, FC#13, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl