


B1L001S, U12-ch13 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


# B1L001S, U12-ch14 calib\_packv5\_042523\_0143.root, FC#2, port C2


2


0

0













B1L001S, U12-ch18 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl















B1L001S, U12-ch24 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl














B1L001S, U12-ch30 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl









B1L001S, U12-ch34 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2


0

0












B1L001S, U12-ch38 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl







#### B1L001S, U12-ch41 2523\_0143.root, FC#2, port C2







B1L001S, U12-ch43 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














## B1L001S, U12-ch48 42523\_0143.root, FC#2, port C2



































#### B1L001S, U12-ch60 42523\_0143.root, FC#2, port C2













B1L001S, U12-ch64 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl








#### B1L001S, U12-ch67 42523\_0143.root, FC#2, port C2

















B1L001S, U12-ch74 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5

10

20

30

40

50

60

70

ampl

B1L001S, U12-ch75 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl




















B1L001S, U12-ch84 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U12-ch85 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40

50


60


70


ampl





B1L001S, U12-ch87 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















B1L001S, U12-ch94 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl





























































































# B1L001S, U12-ch127 calib\_packv5\_042523\_0143.root, FC#2, port C2

