



# B1L103S, U19-ch0, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	21.67
Std Dev	11.36

**Gaus mean : 27.1725**

**Gaus Width: 4.6450**

Entry



# B1L103S, U19-ch0, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	31.06
Std Dev	12.13

**Gaus mean : 36.3718**

**Gaus Width: 4.8918**

Entry



# B1L103S, U19-ch0, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	39.02
Std Dev	9.952

**Gaus mean : 41.9345**

**Gaus Width: 3.0250**




# B1L103S, U19-ch0, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	47.48
Std Dev	6.603




# B1L103S, U19-ch0, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	54.16
Std Dev	7.711



# B1L103S, U19-ch0, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch0, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.55
Std Dev	1.725






# B1L103S, U19-ch0, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch1, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	24.61
Std Dev	11.87

**Gaus mean : 30.9130**

**Gaus Width: 3.4417**

Entry



# B1L103S, U19-ch1, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	33.07
Std Dev	11.51

**Gaus mean : 36.6110**

**Gaus Width: 3.8416**



# B1L103S, U19-ch1, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	42.96
Std Dev	6.183


**Gaus mean : 44.4099**

**Gaus Width: 3.3532**



# B1L103S, U19-ch1, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch1, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	55.17
Std Dev	7.619




# B1L103S, U19-ch1, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	58.22
Std Dev	10.05



# B1L103S, U19-ch1, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch1, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch2, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	23.9
Std Dev	11.08

**Gaus mean : 28.7810**

**Gaus Width: 4.1796**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch2, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	30.39
Std Dev	12.65

**Gaus mean : 35.3348**

**Gaus Width: 4.6948**

Entry



# B1L103S, U19-ch2, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	41.46
Std Dev	6.562

**Gaus mean : 43.1876**

**Gaus Width: 3.5969**




# B1L103S, U19-ch2, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.73
Std Dev	3.826




# B1L103S, U19-ch2, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	52.94
Std Dev	7.458




# B1L103S, U19-ch2, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	57.32
Std Dev	9.496




# B1L103S, U19-ch2, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	61.05
Std Dev	1.551





# B1L103S, U19-ch2, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch3, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	24.84
Std Dev	12.46

**Gaus mean : 31.0870**

**Gaus Width: 3.2685**

Entry



# B1L103S, U19-ch3, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	30.54
Std Dev	14.36

**Gaus mean : 37.8283**

**Gaus Width: 3.9781**

Entry



# B1L103S, U19-ch3, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	42.16
Std Dev	8.293

**Gaus mean : 43.6797**

**Gaus Width: 3.3900**




# B1L103S, U19-ch3, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	49.72
Std Dev	3.173




# B1L103S, U19-ch3, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	55.16
Std Dev	2.937



# B1L103S, U19-ch3, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch3, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch3, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch4, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	23.48
Std Dev	9.155

**Gaus mean : 27.7146**

**Gaus Width: 3.3602**



# B1L103S, U19-ch4, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	33.78
Std Dev	3.59

**Gaus mean : 33.9167**

**Gaus Width: 3.8791**



# B1L103S, U19-ch4, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.07
Std Dev	13.22

**Gaus mean : 40.5249**

**Gaus Width: 3.9073**




# B1L103S, U19-ch4, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	44.34
Std Dev	8.5




# B1L103S, U19-ch4, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	52.75
Std Dev	3.43




# B1L103S, U19-ch4, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	56.69
Std Dev	7.783




# B1L103S, U19-ch4, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	61.33
Std Dev	1.7





# B1L103S, U19-ch4, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch5, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	126
Mean	23.45
Std Dev	12.26

**Gaus mean : 30.2392**

**Gaus Width: 4.9897**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch5, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	35.84
Std Dev	5.988

**Gaus mean : 37.1555**

**Gaus Width: 3.4547**



# B1L103S, U19-ch5, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	43.35
Std Dev	3.437

**Gaus mean : 43.7039**

**Gaus Width: 3.6209**




# B1L103S, U19-ch5, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	48.19
Std Dev	8.153




# B1L103S, U19-ch5, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	53.75
Std Dev	3.447




# B1L103S, U19-ch5, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	57.97
Std Dev	8.202



# B1L103S, U19-ch5, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch5, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch6, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	23.99
Std Dev	10.78

**Gaus mean : 29.1096**

**Gaus Width: 2.8974**

Entry



# B1L103S, U19-ch6, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	30.19
Std Dev	13.23

**Gaus mean : 36.1787**

**Gaus Width: 4.2185**

Entry



# B1L103S, U19-ch6, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	38.87
Std Dev	10.61

**Gaus mean : 41.3855**

**Gaus Width: 3.4825**




# B1L103S, U19-ch6, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.33
Std Dev	3.298




# B1L103S, U19-ch6, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	54
Std Dev	3.555




# B1L103S, U19-ch6, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	58.96
Std Dev	3.13




# B1L103S, U19-ch6, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	56.71
Std Dev	15.87






# B1L103S, U19-ch6, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.111
Std Dev	4.581



# B1L103S, U19-ch7, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	25.32
Std Dev	11.1

**Gaus mean : 29.8967**

**Gaus Width: 3.6086**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch7, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	31.33
Std Dev	13.84

**Gaus mean : 37.4820**

**Gaus Width: 3.5150**

Entry



# B1L103S, U19-ch7, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	43.76
Std Dev	3.266

**Gaus mean : 44.5699**


**Gaus Width: 3.1116**



# B1L103S, U19-ch7, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch7, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	56.89
Std Dev	2.979




# B1L103S, U19-ch7, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	60.25
Std Dev	2.222



# B1L103S, U19-ch7, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch7, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch8, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	25.6
Std Dev	6.032

**Gaus mean : 27.3592**

**Gaus Width: 3.6229**



# B1L103S, U19-ch8, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	89
Mean	30.17
Std Dev	10.12

**Gaus mean : 33.9288**

**Gaus Width: 3.3396**



# B1L103S, U19-ch8, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	38.11
Std Dev	10.9

**Gaus mean : 41.6818**

**Gaus Width: 3.0939**




# B1L103S, U19-ch8, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	47.04
Std Dev	3.766




# B1L103S, U19-ch8, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	52.95
Std Dev	3.788



# B1L103S, U19-ch8, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	48
Mean	58.96
Std Dev	2.622

ampl




# B1L103S, U19-ch8, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.18
Std Dev	1.689






# B1L103S, U19-ch8, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4
Std Dev	14.03

Entry



# B1L103S, U19-ch9, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	26.64
Std Dev	9.572

**Gaus mean : 30.3314**

**Gaus Width: 3.3659**



# B1L103S, U19-ch9, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	68
Mean	36.46
Std Dev	5.585


**Gaus mean : 38.1129**  
**Gaus Width: 2.9402**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch9, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	68
Mean	36.85
Std Dev	15.54

**Gaus mean : 43.3975**

**Gaus Width: 3.1578**

Entry




# B1L103S, U19-ch9, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	48.05
Std Dev	9.436




# B1L103S, U19-ch9, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	55.15
Std Dev	3.698




# B1L103S, U19-ch9, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	58.74
Std Dev	9.344



# B1L103S, U19-ch9, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch9, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch10, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	25.18
Std Dev	11.57

**Gaus mean : 30.5294**

**Gaus Width: 3.5159**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch10, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	71
Mean	30.56
Std Dev	13.5

**Gaus mean : 36.8382**

**Gaus Width: 3.8991**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch10, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	42.24
Std Dev	6.123

**Gaus mean : 43.5428**

**Gaus Width: 3.6438**




# B1L103S, U19-ch10, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	48.51
Std Dev	7.447




# B1L103S, U19-ch10, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.36
Std Dev	3.346




# B1L103S, U19-ch10, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	58.65
Std Dev	8.559



# B1L103S, U19-ch10, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


8

Mean

61.25

Std Dev

1.299





# B1L103S, U19-ch10, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch11, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	92
Mean	28.03
Std Dev	7.456

**Gaus mean : 29.7725**

**Gaus Width: 3.4101**

Entry

10  
8  
6  
4  
2  
0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch11, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.42
Std Dev	2.772

**Gaus mean : 37.6085**

**Gaus Width: 3.2456**



# B1L103S, U19-ch11, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.98
Std Dev	14.61

**Gaus mean : 44.1388**

**Gaus Width: 2.8124**




# B1L103S, U19-ch11, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	47.45
Std Dev	10.7




# B1L103S, U19-ch11, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	55.8
Std Dev	3.295



# B1L103S, U19-ch11, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch11, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch11, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch12, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	26.03
Std Dev	8.545

**Gaus mean : 29.1558**

**Gaus Width: 3.6408**



# B1L103S, U19-ch12, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.25
Std Dev	12.27

**Gaus mean : 35.5982**

**Gaus Width: 3.9121**

Entry



# B1L103S, U19-ch12, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	42.13
Std Dev	2.796

**Gaus mean : 42.3002**

**Gaus Width: 3.1998**




# B1L103S, U19-ch12, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.5
Std Dev	8.821




# B1L103S, U19-ch12, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	54.5
Std Dev	3.081




# B1L103S, U19-ch12, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	56
Mean	59.66
Std Dev	2.437



# B1L103S, U19-ch12, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch12, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch13, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	27.78
Std Dev	9.042

**Gaus mean : 30.7980**


**Gaus Width: 3.5738**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch13, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	30.43
Std Dev	13.26

**Gaus mean : 36.6290**

**Gaus Width: 2.9175**



# B1L103S, U19-ch13, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	41.12
Std Dev	7.733

**Gaus mean : 42.9976**

**Gaus Width: 2.9869**



# B1L103S, U19-ch13, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	82
Mean	49.63
Std Dev	3.701

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch13, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	55.24
Std Dev	7.964




# B1L103S, U19-ch13, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	60.56
Std Dev	1.78



# B1L103S, U19-ch13, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch13, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.263
Std Dev	5.359

Entry



# B1L103S, U19-ch14, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	67
Mean	22.88
Std Dev	12.08

**Gaus mean : 29.7701**

**Gaus Width: 3.3753**

Entry




# B1L103S, U19-ch14, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	32.02
Std Dev	11.43

**Gaus mean : 36.2194**  
**Gaus Width: 3.6572**



# B1L103S, U19-ch14, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	42.62
Std Dev	3.126

**Gaus mean : 43.3263**

**Gaus Width: 3.0509**




# B1L103S, U19-ch14, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	48.74
Std Dev	3.109




# B1L103S, U19-ch14, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	54.84
Std Dev	3.47




# B1L103S, U19-ch14, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	57.62
Std Dev	9.868




# B1L103S, U19-ch14, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.44
Std Dev	14.22





# B1L103S, U19-ch14, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch15, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	105
Mean	25.06
Std Dev	10.85


**Gaus mean : 29.8820**

**Gaus Width: 3.9406**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B1L103S, U19-ch15, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	33.98
Std Dev	9.079

**Gaus mean : 36.7718**

**Gaus Width: 2.8557**



# B1L103S, U19-ch15, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	42.58
Std Dev	3.324

**Gaus mean : 43.0172**

**Gaus Width: 3.4754**

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch15, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	47.25
Std Dev	9.493



# B1L103S, U19-ch15, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch15, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	59.26
Std Dev	2.762



# B1L103S, U19-ch15, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch15, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch16, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	25.29
Std Dev	10.19

**Gaus mean : 29.1860**

**Gaus Width: 3.1984**

Entry



# B1L103S, U19-ch16, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	32.86
Std Dev	8.935

**Gaus mean : 35.4936**

**Gaus Width: 2.9339**



# B1L103S, U19-ch16, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	36.26
Std Dev	14.44

**Gaus mean : 42.9147**  
**Gaus Width: 3.1348**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch16, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	48.82
Std Dev	4.257




# B1L103S, U19-ch16, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	53.67
Std Dev	8.33



# B1L103S, U19-ch16, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch16, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch16, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	7.4
Std Dev	19.14

Entry




# B1L103S, U19-ch17, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	24.54
Std Dev	10.46

**Gaus mean : 29.0996**

**Gaus Width: 3.6377**



# B1L103S, U19-ch17, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	85
Mean	31.66
Std Dev	12.63

**Gaus mean : 36.6461**

**Gaus Width: 3.6199**

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl



# B1L103S, U19-ch17, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	40.12
Std Dev	9.866

**Gaus mean : 43.4221**

**Gaus Width: 3.4712**




# B1L103S, U19-ch17, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	48.6
Std Dev	3.581




# B1L103S, U19-ch17, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	54.37
Std Dev	3.188



# B1L103S, U19-ch17, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch17, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.8
Std Dev	1.47

ampl

0 10 20 30 40 50 60 70





# B1L103S, U19-ch17, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch18, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	107
Mean	25.59
Std Dev	10.68

**Gaus mean : 30.2864**


**Gaus Width: 4.4520**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch18, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	35.39
Std Dev	7.467

**Gaus mean : 37.9433**

**Gaus Width: 4.4767**



# B1L103S, U19-ch18, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	37.88
Std Dev	14.13

**Gaus mean : 43.7216**

**Gaus Width: 3.4315**



# B1L103S, U19-ch18, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	47.46
Std Dev	12.35

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch18, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	56.07
Std Dev	2.923




# B1L103S, U19-ch18, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	59.14
Std Dev	8.785



# B1L103S, U19-ch18, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch18, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch19, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	84
Mean	27.01
Std Dev	9.398

**Gaus mean : 30.5554**

**Gaus Width: 3.5044**



# B1L103S, U19-ch19, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	33.4
Std Dev	9.788

**Gaus mean : 36.7325**

**Gaus Width: 3.3878**



# B1L103S, U19-ch19, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	42.92
Std Dev	5.863

**Gaus mean : 43.9772**

**Gaus Width: 3.8211**

Entry




# B1L103S, U19-ch19, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	50.11
Std Dev	3.184




# B1L103S, U19-ch19, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	54.68
Std Dev	7.693



# B1L103S, U19-ch19, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch19, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch19, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch20, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	23.81
Std Dev	11.37

**Gaus mean : 28.5867**


**Gaus Width: 3.4000**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch20, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	33.59
Std Dev	9.305

**Gaus mean : 36.1184**

**Gaus Width: 4.0134**



# B1L103S, U19-ch20, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	42.06
Std Dev	3.824

**Gaus mean : 42.0438**

**Gaus Width: 4.3890**




# B1L103S, U19-ch20, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.91
Std Dev	3.589




# B1L103S, U19-ch20, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	53
Mean	51.34
Std Dev	10.64



# B1L103S, U19-ch20, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	68
Mean	58
Std Dev	7.55

# B1L103S, U19-ch20, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch20, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch21, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	24.89
Std Dev	12.59

**Gaus mean : 31.5336**


**Gaus Width: 3.4633**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch21, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	33.83
Std Dev	8.874

**Gaus mean : 36.5617**  
**Gaus Width: 3.5779**



# B1L103S, U19-ch21, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	40
Std Dev	11.64

**Gaus mean : 43.2438**

**Gaus Width: 3.7490**




# B1L103S, U19-ch21, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	49.19
Std Dev	3.379



# B1L103S, U19-ch21, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	59
Mean	55.19
Std Dev	3.138

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch21, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	51
Mean	58.96
Std Dev	8.659

ampl


0 10 20 30 40 50 60 70



# B1L103S, U19-ch21, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch21, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.263
Std Dev	5.359

Entry



# B1L103S, U19-ch22, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	24.39
Std Dev	11.08


**Gaus mean : 29.1240**

**Gaus Width: 3.4248**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B1L103S, U19-ch22, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	30.79
Std Dev	13.33

**Gaus mean : 36.5938**

**Gaus Width: 3.5323**

Entry



# B1L103S, U19-ch22, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	41.79
Std Dev	6.315

**Gaus mean : 43.1157**

**Gaus Width: 3.5151**




# B1L103S, U19-ch22, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	49.03
Std Dev	3.185



# B1L103S, U19-ch22, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	54.53
Std Dev	8.024

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch22, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch22, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch22, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch23, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	26.96
Std Dev	8.794

**Gaus mean : 30.3453**

**Gaus Width: 3.9839**



# B1L103S, U19-ch23, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	34.44
Std Dev	9.68

**Gaus mean : 37.7655**


**Gaus Width: 3.8771**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch23, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	43.03
Std Dev	7.826

**Gaus mean : 44.9291**

**Gaus Width: 4.8482**




# B1L103S, U19-ch23, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	47.88
Std Dev	11.7




# B1L103S, U19-ch23, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	56
Std Dev	2.794




# B1L103S, U19-ch23, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	58.98
Std Dev	9.159



# B1L103S, U19-ch23, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch23, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.222
Std Dev	5.039

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U19-ch24, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	24.74
Std Dev	11.34

**Gaus mean : 30.0380**

**Gaus Width: 3.8404**

Entry



# B1L103S, U19-ch24, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	35.97
Std Dev	5.558

**Gaus mean : 36.9933**

**Gaus Width: 3.2143**



# B1L103S, U19-ch24, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.49
Std Dev	6.185

**Gaus mean : 43.2428**

**Gaus Width: 3.9393**




# B1L103S, U19-ch24, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.51
Std Dev	9.403




# B1L103S, U19-ch24, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	53.67
Std Dev	2.843



# B1L103S, U19-ch24, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	60
Mean	58.45
Std Dev	7.928

# B1L103S, U19-ch24, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.64
Std Dev	1.967





# B1L103S, U19-ch24, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch25, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	25.27
Std Dev	11.02

**Gaus mean : 29.8584**

**Gaus Width: 3.6947**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch25, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	94
Mean	33.63
Std Dev	11.49

**Gaus mean : 37.3997**

**Gaus Width: 4.2407**



# B1L103S, U19-ch25, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	39.71
Std Dev	13.38

**Gaus mean : 44.5334**

**Gaus Width: 3.1773**




# B1L103S, U19-ch25, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	50.19
Std Dev	3.203



# B1L103S, U19-ch25, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	64
Mean	55.88
Std Dev	3.243

# B1L103S, U19-ch25, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	58.63
Std Dev	9.935



# B1L103S, U19-ch25, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch25, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch26, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	27.59
Std Dev	7.432

**Gaus mean : 29.9343**


**Gaus Width: 3.1848**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch26, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	32.51
Std Dev	11.2

**Gaus mean : 35.5323**

**Gaus Width: 4.6574**



# B1L103S, U19-ch26, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	37.22
Std Dev	13.54

**Gaus mean : 42.2965**

**Gaus Width: 4.3021**




# B1L103S, U19-ch26, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	48.67
Std Dev	3.377




# B1L103S, U19-ch26, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	75
Mean	53.95
Std Dev	3.929



# B1L103S, U19-ch26, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch26, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.55
Std Dev	1.971





# B1L103S, U19-ch26, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch27, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0


Entries	95
Mean	25.39
Std Dev	10.21

**Gaus mean : 29.6125**

**Gaus Width: 3.9739**

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch27, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	32.63
Std Dev	11.31

**Gaus mean : 36.6499**

**Gaus Width: 3.3653**



# B1L103S, U19-ch27, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	37.34
Std Dev	14.67

**Gaus mean : 42.9074**

**Gaus Width: 4.0070**




# B1L103S, U19-ch27, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	85
Mean	49.74
Std Dev	3.82




# B1L103S, U19-ch27, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	56.49
Std Dev	2.969




# B1L103S, U19-ch27, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	58.81
Std Dev	10.16



# B1L103S, U19-ch27, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch27, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch28, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	27.19
Std Dev	7.514

**Gaus mean : 28.9965**

**Gaus Width: 3.4009**



# B1L103S, U19-ch28, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	35.44
Std Dev	5.246

**Gaus mean : 36.3012**

**Gaus Width: 3.3377**



# B1L103S, U19-ch28, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	37.37
Std Dev	14.25

**Gaus mean : 43.1986**


**Gaus Width: 2.6387**



# B1L103S, U19-ch28, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	66
Mean	48.89
Std Dev	3.016

# B1L103S, U19-ch28, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	55.08
Std Dev	3.378



# B1L103S, U19-ch28, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch28, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch28, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch29, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	29.05
Std Dev	7.1

**Gaus mean : 30.9718**

**Gaus Width: 3.1897**




# B1L103S, U19-ch29, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	35.16
Std Dev	8.805

**Gaus mean : 36.9897**  
**Gaus Width: 3.1926**



# B1L103S, U19-ch29, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	39.46
Std Dev	12.85

**Gaus mean : 44.2702**

**Gaus Width: 2.8232**



# B1L103S, U19-ch29, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	91
Mean	50.37
Std Dev	3.517

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch29, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	55.86
Std Dev	9.041




# B1L103S, U19-ch29, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	60.36
Std Dev	1.932



# B1L103S, U19-ch29, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch29, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch30, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	25.64
Std Dev	10.16

**Gaus mean : 29.5993**


**Gaus Width: 3.7024**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch30, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	34.92
Std Dev	3.54

**Gaus mean : 35.6219**

**Gaus Width: 3.6748**



# B1L103S, U19-ch30, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	36.63
Std Dev	13.43

**Gaus mean : 41.8746**

**Gaus Width: 3.4877**




# B1L103S, U19-ch30, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	44.93
Std Dev	12.74




# B1L103S, U19-ch30, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.11
Std Dev	3.919




# B1L103S, U19-ch30, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	59.11
Std Dev	2.688




# B1L103S, U19-ch30, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	56.87
Std Dev	15.35






# B1L103S, U19-ch30, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry



# B1L103S, U19-ch31, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	83
Mean	23.53
Std Dev	11.38

**Gaus mean : 29.3575**


**Gaus Width: 3.2478**

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch31, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	32.05
Std Dev	12.08

**Gaus mean : 36.4888**

**Gaus Width: 3.4259**



# B1L103S, U19-ch31, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	42.91
Std Dev	3.266

**Gaus mean : 43.5126**

**Gaus Width: 3.7777**




# B1L103S, U19-ch31, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.77
Std Dev	6.922




# B1L103S, U19-ch31, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	54.98
Std Dev	3.229




# B1L103S, U19-ch31, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	58.36
Std Dev	8.921




# B1L103S, U19-ch31, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	61.89
Std Dev	1.595





# B1L103S, U19-ch31, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch32, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	21.13
Std Dev	12.36

**Gaus mean : 28.3367**

**Gaus Width: 3.5033**




# B1L103S, U19-ch32, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	94
Mean	32.26
Std Dev	11.07

**Gaus mean : 36.1900**  
**Gaus Width: 4.1258**



# B1L103S, U19-ch32, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	40.95
Std Dev	6.849

**Gaus mean : 42.7138**

**Gaus Width: 3.3614**



# B1L103S, U19-ch32, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	48.15
Std Dev	3.307

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

ampl

70




# B1L103S, U19-ch32, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	54.6
Std Dev	3.001



# B1L103S, U19-ch32, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

7

6

5

4

3

2

1

0

Entries	42
Mean	59.4
Std Dev	2.411

1

0


ampl

# B1L103S, U19-ch32, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.88
Std Dev	15





# B1L103S, U19-ch32, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73



# B1L103S, U19-ch33, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	24.14
Std Dev	11.19

**Gaus mean : 29.3647**

**Gaus Width: 3.5901**

Entry



# B1L103S, U19-ch33, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	31.84
Std Dev	11.85

**Gaus mean : 37.0263**

**Gaus Width: 3.4331**

Entry



# B1L103S, U19-ch33, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	41.89
Std Dev	6.568

**Gaus mean : 43.5371**

**Gaus Width: 2.9052**




# B1L103S, U19-ch33, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	48.75
Std Dev	3.131




# B1L103S, U19-ch33, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	55.2
Std Dev	3.212




# B1L103S, U19-ch33, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	60.08
Std Dev	2.606



# B1L103S, U19-ch33, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch33, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.053
Std Dev	4.466



# B1L103S, U19-ch34, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	25.68
Std Dev	8.814

**Gaus mean : 28.6830**

**Gaus Width: 3.7238**



# B1L103S, U19-ch34, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	32.03
Std Dev	12.07

**Gaus mean : 36.4952**

**Gaus Width: 3.7730**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch34, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	41.67
Std Dev	3.452

**Gaus mean : 42.0945**

**Gaus Width: 4.1727**




# B1L103S, U19-ch34, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	47.71
Std Dev	3.712




# B1L103S, U19-ch34, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	54.25
Std Dev	3.406



# B1L103S, U19-ch34, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch34, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch34, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch35, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	27.01
Std Dev	6.556

**Gaus mean : 28.5400**

**Gaus Width: 3.6595**



# B1L103S, U19-ch35, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	35.35
Std Dev	5.299

**Gaus mean : 35.6470**

**Gaus Width: 4.1344**



# B1L103S, U19-ch35, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	41
Std Dev	8.14

**Gaus mean : 42.8601**

**Gaus Width: 2.9727**




# B1L103S, U19-ch35, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	44.27
Std Dev	15.39




# B1L103S, U19-ch35, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	54.52
Std Dev	3.221



# B1L103S, U19-ch35, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	57
Mean	59.65
Std Dev	2.41

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

2

4

6


8

10

# B1L103S, U19-ch35, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch35, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	18
Mean	1.111
Std Dev	4.581

# B1L103S, U19-ch36, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	22.23
Std Dev	12.67

**Gaus mean : 29.7191**

**Gaus Width: 3.5268**

Entry




# B1L103S, U19-ch36, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	33.42
Std Dev	10.57

**Gaus mean : 36.4975**  
**Gaus Width: 4.2151**



# B1L103S, U19-ch36, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	39.2
Std Dev	12.29

**Gaus mean : 43.2514**

**Gaus Width: 4.5085**




# B1L103S, U19-ch36, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.87
Std Dev	3.329




# B1L103S, U19-ch36, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.15
Std Dev	3.86




# B1L103S, U19-ch36, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	58.05
Std Dev	8.2



# B1L103S, U19-ch36, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	11
Mean	55.91
Std Dev	17.74



# B1L103S, U19-ch36, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch37, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	27.24
Std Dev	11.84

**Gaus mean : 31.8739**

**Gaus Width: 3.9327**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch37, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	31.64
Std Dev	13.35

**Gaus mean : 37.4661**

**Gaus Width: 3.2287**

Entry



# B1L103S, U19-ch37, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	42.3
Std Dev	9.224

**Gaus mean : 44.6243**

**Gaus Width: 3.2148**




# B1L103S, U19-ch37, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	48.5
Std Dev	8.139




# B1L103S, U19-ch37, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	55.12
Std Dev	7.061



# B1L103S, U19-ch37, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	33
Mean	58.42
Std Dev	10.58

8  
7  
6  
5  
4  
3  
2  
1  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch37, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch37, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.444
Std Dev	5.956

Entry



# B1L103S, U19-ch38, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	26.71
Std Dev	8.66

**Gaus mean : 28.5106**

**Gaus Width: 4.7759**



# B1L103S, U19-ch38, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	35.93
Std Dev	3.104

**Gaus mean : 35.9996**

**Gaus Width: 3.4291**



# B1L103S, U19-ch38, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	37.79
Std Dev	13.17

**Gaus mean : 42.1263**

**Gaus Width: 3.0480**




# B1L103S, U19-ch38, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	47.32
Std Dev	9.444




# B1L103S, U19-ch38, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	65
Mean	53.91
Std Dev	7.534



# B1L103S, U19-ch38, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch38, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch38, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84

Entry



# B1L103S, U19-ch39, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	25.35
Std Dev	10.8

**Gaus mean : 30.2471**

**Gaus Width: 3.6385**



# B1L103S, U19-ch39, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	64
Mean	31.89
Std Dev	11.49

**Gaus mean : 36.6484**


**Gaus Width: 2.3958**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch39, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	41.86
Std Dev	7.645

**Gaus mean : 43.5163**

**Gaus Width: 3.2723**




# B1L103S, U19-ch39, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	61
Mean	49.28
Std Dev	3.27



# B1L103S, U19-ch39, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U19-ch39, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch39, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries

7

Mean

61.86

Std Dev

0.9897



# B1L103S, U19-ch39, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch40, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	27.13
Std Dev	10.04

**Gaus mean : 30.5172**

**Gaus Width: 3.4305**



# B1L103S, U19-ch40, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	33.53
Std Dev	11.94

**Gaus mean : 37.7262**

**Gaus Width: 3.8336**




# B1L103S, U19-ch40, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	40
Std Dev	11.23




# B1L103S, U19-ch40, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	49.08
Std Dev	3.153




# B1L103S, U19-ch40, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	54.16
Std Dev	2.524



# B1L103S, U19-ch40, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	62
Mean	58.16
Std Dev	7.909

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch40, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch40, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	18
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch41, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	27.3
Std Dev	8.501

**Gaus mean : 30.3825**

**Gaus Width: 3.2992**



# B1L103S, U19-ch41, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	33.39
Std Dev	9.895

**Gaus mean : 36.2709**

**Gaus Width: 3.8319**



# B1L103S, U19-ch41, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	38.35
Std Dev	12.62

**Gaus mean : 42.7066**

**Gaus Width: 3.4526**




# B1L103S, U19-ch41, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	49.16
Std Dev	6.79




# B1L103S, U19-ch41, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	55.29
Std Dev	3.152




# B1L103S, U19-ch41, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	59.08
Std Dev	8.921



# B1L103S, U19-ch41, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch41, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch42, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	26.13
Std Dev	8.45

**Gaus mean : 28.3592**

**Gaus Width: 3.6055**

Entry




# B1L103S, U19-ch42, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	29.88
Std Dev	13.47

**Gaus mean : 36.7656**

**Gaus Width: 3.3898**



# B1L103S, U19-ch42, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	39.77
Std Dev	10.25

**Gaus mean : 42.7185**

**Gaus Width: 3.2594**




# B1L103S, U19-ch42, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.78
Std Dev	3.229



# B1L103S, U19-ch42, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	67
Mean	54.63
Std Dev	3.536

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



# B1L103S, U19-ch42, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch42, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch42, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry



# B1L103S, U19-ch43, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	25.03
Std Dev	9.825

**Gaus mean : 29.0947**

**Gaus Width: 2.5968**



# B1L103S, U19-ch43, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	33.71
Std Dev	6.67

**Gaus mean : 35.2063**

**Gaus Width: 3.2791**



# B1L103S, U19-ch43, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	36.77
Std Dev	13.63

**Gaus mean : 41.9415**

**Gaus Width: 3.9840**

Entry




# B1L103S, U19-ch43, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	47.25
Std Dev	6.85




# B1L103S, U19-ch43, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.42
Std Dev	2.944




# B1L103S, U19-ch43, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	58.77
Std Dev	2.443




# B1L103S, U19-ch43, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.67
Std Dev	14.28





# B1L103S, U19-ch43, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch44, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	71
Mean	24.69
Std Dev	10.56

**Gaus mean : 29.4696**

**Gaus Width: 4.1549**

Entry



# B1L103S, U19-ch44, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	29.48
Std Dev	12.5

**Gaus mean : 34.4419**

**Gaus Width: 4.6608**



# B1L103S, U19-ch44, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	37.84
Std Dev	11.09

**Gaus mean : 40.9415**


**Gaus Width: 4.5440**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch44, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.62
Std Dev	3.441




# B1L103S, U19-ch44, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	53.84
Std Dev	3.566



# B1L103S, U19-ch44, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	44
Mean	59.05
Std Dev	2.705

# B1L103S, U19-ch44, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58
Std Dev	12.81






# B1L103S, U19-ch44, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	0.9474
Std Dev	4.019

Entry



# B1L103S, U19-ch45, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	23.68
Std Dev	12.42

**Gaus mean : 30.1400**

**Gaus Width: 4.1317**

Entry



# B1L103S, U19-ch45, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	90
Mean	33.69
Std Dev	11.22

**Gaus mean : 38.3563**

**Gaus Width: 3.6673**



# B1L103S, U19-ch45, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	43.57
Std Dev	2.763

**Gaus mean : 44.9511**

**Gaus Width: 3.5329**




# B1L103S, U19-ch45, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	48.65
Std Dev	7.03




# B1L103S, U19-ch45, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	55.75
Std Dev	3.475




# B1L103S, U19-ch45, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	58.68
Std Dev	9.954



# B1L103S, U19-ch45, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	62.6
Std Dev	0.4899



# B1L103S, U19-ch45, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch46, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	23.83
Std Dev	11.59


**Gaus mean : 29.2068**

**Gaus Width: 3.6194**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B1L103S, U19-ch46, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	75
Mean	30.15
Std Dev	13.52

**Gaus mean : 35.9642**

**Gaus Width: 4.2593**

Entry



# B1L103S, U19-ch46, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	39.64
Std Dev	10.27

**Gaus mean : 42.5874**

**Gaus Width: 3.9285**




# B1L103S, U19-ch46, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	49.28
Std Dev	3.753



# B1L103S, U19-ch46, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	54.97
Std Dev	3.404

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch46, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

7

6

5

4

3

2

1

0

Entries 42

Mean 57.88

Std Dev 9.482

ampl

0

10

20

30

40

50


60

70

# B1L103S, U19-ch46, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch46, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



# B1L103S, U19-ch47, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	25.06
Std Dev	10.03

**Gaus mean : 29.4882**

**Gaus Width: 4.2555**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch47, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	33.42
Std Dev	9.725

**Gaus mean : 36.0595**

**Gaus Width: 3.5464**



# B1L103S, U19-ch47, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	37.23
Std Dev	14.69

**Gaus mean : 43.7485**

**Gaus Width: 3.8522**

Entry




# B1L103S, U19-ch47, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	49.05
Std Dev	3.997




# B1L103S, U19-ch47, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	54.68
Std Dev	3.527




# B1L103S, U19-ch47, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	57.98
Std Dev	9.169




# B1L103S, U19-ch47, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	62.3
Std Dev	1.005






# B1L103S, U19-ch47, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	2.95
Std Dev	12.86

Entry



# B1L103S, U19-ch48, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	23.13
Std Dev	10.08

**Gaus mean : 27.4585**

**Gaus Width: 4.1448**

Entry




# B1L103S, U19-ch48, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	31.09
Std Dev	11.07

**Gaus mean : 35.2305**  
**Gaus Width: 4.0386**



# B1L103S, U19-ch48, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	40.73
Std Dev	8.115

**Gaus mean : 42.8275**

**Gaus Width: 3.6267**




# B1L103S, U19-ch48, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	47.56
Std Dev	3.238




# B1L103S, U19-ch48, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	53.44
Std Dev	3.521



# B1L103S, U19-ch48, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	56
Mean	59.27
Std Dev	2.844

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch48, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	13
Mean	55.69
Std Dev	16.22

ampl





# B1L103S, U19-ch48, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch49, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	26.7
Std Dev	9.222

**Gaus mean : 30.3782**

**Gaus Width: 3.4421**



# B1L103S, U19-ch49, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	35.01
Std Dev	9.582

**Gaus mean : 37.8744**


**Gaus Width: 3.2556**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch49, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	36.56
Std Dev	16.43

**Gaus mean : 44.7281**

**Gaus Width: 2.8921**




# B1L103S, U19-ch49, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	49.21
Std Dev	3.348




# B1L103S, U19-ch49, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	55.98
Std Dev	3.021




# B1L103S, U19-ch49, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	58.74
Std Dev	9.737



# B1L103S, U19-ch49, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch49, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch50, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	76
Mean	26.18
Std Dev	8.255

**Gaus mean : 29.3001**

**Gaus Width: 2.2773**

Entry



# B1L103S, U19-ch50, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	35.35
Std Dev	5.494

**Gaus mean : 36.5845**

**Gaus Width: 3.3826**



# B1L103S, U19-ch50, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	37.86
Std Dev	12.98

**Gaus mean : 42.9751**

**Gaus Width: 2.9315**




# B1L103S, U19-ch50, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	43.85
Std Dev	13.37




# B1L103S, U19-ch50, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	54.25
Std Dev	3.409



# B1L103S, U19-ch50, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch50, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	61.14
Std Dev	1.914





# B1L103S, U19-ch50, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch51, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	24.8
Std Dev	10.23

**Gaus mean : 29.3348**

**Gaus Width: 4.1201**




# B1L103S, U19-ch51, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	32.5
Std Dev	10.66

**Gaus mean : 36.2940**  
**Gaus Width: 3.4300**



# B1L103S, U19-ch51, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	37
Std Dev	14.43

**Gaus mean : 42.9906**

**Gaus Width: 3.8923**




# B1L103S, U19-ch51, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	78
Mean	49.67
Std Dev	3.706



# B1L103S, U19-ch51, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch51, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch51, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch51, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch52, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	25.53
Std Dev	9.303

**Gaus mean : 28.8328**

**Gaus Width: 3.6053**



# B1L103S, U19-ch52, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	35.35
Std Dev	3.373

**Gaus mean : 35.9895**

**Gaus Width: 3.8374**



# B1L103S, U19-ch52, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	38.85
Std Dev	10.75

**Gaus mean : 42.6777**

**Gaus Width: 4.1690**




# B1L103S, U19-ch52, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	41.6
Std Dev	15.91

Entry




# B1L103S, U19-ch52, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	59
Mean	53.95
Std Dev	2.807

Entry




# B1L103S, U19-ch52, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	57.72
Std Dev	8.438




# B1L103S, U19-ch52, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	61.88
Std Dev	1.364





# B1L103S, U19-ch52, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch53, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	24.11
Std Dev	10.68

**Gaus mean : 29.1419**

**Gaus Width: 3.6057**

Entry




# B1L103S, U19-ch53, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	29.75
Std Dev	13.06

**Gaus mean : 35.7601**

**Gaus Width: 2.9501**



# B1L103S, U19-ch53, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	39.83
Std Dev	9.62

**Gaus mean : 42.5097**

**Gaus Width: 2.9686**




# B1L103S, U19-ch53, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	48.04
Std Dev	3.503




# B1L103S, U19-ch53, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	53.67
Std Dev	3.813



# B1L103S, U19-ch53, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch53, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.62
Std Dev	14.93





# B1L103S, U19-ch53, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch54, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	66
Mean	23.29
Std Dev	10.26

**Gaus mean : 28.0166**

**Gaus Width: 2.7241**

Entry



# B1L103S, U19-ch54, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	31.95
Std Dev	8.376

**Gaus mean : 33.8044**

**Gaus Width: 4.3946**



# B1L103S, U19-ch54, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	35.61
Std Dev	12.96

**Gaus mean : 40.2328**

**Gaus Width: 3.2617**




# B1L103S, U19-ch54, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	45.42
Std Dev	10.14




# B1L103S, U19-ch54, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	52.98
Std Dev	3.71




# B1L103S, U19-ch54, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	57.63
Std Dev	8.095




# B1L103S, U19-ch54, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	61.17
Std Dev	1.28






# B1L103S, U19-ch54, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	8.5
Std Dev	21.39

Entry



# B1L103S, U19-ch55, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	24.62
Std Dev	11.45

**Gaus mean : 29.7891**


**Gaus Width: 4.2572**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch55, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	35.42
Std Dev	8.985

**Gaus mean : 38.3380**

**Gaus Width: 3.9479**



# B1L103S, U19-ch55, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	35.65
Std Dev	16.75

**Gaus mean : 45.3531**

**Gaus Width: 5.6918**



# B1L103S, U19-ch55, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	86
Mean	49.01
Std Dev	6.615

Entry

10  
8  
6  
4  
2  
0


0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch55, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U19-ch55, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch55, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch55, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch56, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	112
Mean	24.16
Std Dev	12.18

**Gaus mean : 30.0078**

**Gaus Width: 3.9496**



# B1L103S, U19-ch56, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	36.74
Std Dev	5.809

**Gaus mean : 37.7978**

**Gaus Width: 3.4787**



# B1L103S, U19-ch56, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	36.61
Std Dev	15.94

**Gaus mean : 43.4663**

**Gaus Width: 3.8276**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch56, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	48.51
Std Dev	8.78




# B1L103S, U19-ch56, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	55.52
Std Dev	7.977




# B1L103S, U19-ch56, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	60.03
Std Dev	2.793



# B1L103S, U19-ch56, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	61.29
Std Dev	1.485

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch56, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch57, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	26.29
Std Dev	10.08

**Gaus mean : 30.1946**

**Gaus Width: 3.5908**

Entry



# B1L103S, U19-ch57, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	31.88
Std Dev	13.69

**Gaus mean : 37.6894**

**Gaus Width: 3.0257**

Entry



# B1L103S, U19-ch57, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	42.45
Std Dev	6.798

**Gaus mean : 43.5899**

**Gaus Width: 4.3025**




# B1L103S, U19-ch57, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	50.01
Std Dev	3.832




# B1L103S, U19-ch57, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	56.63
Std Dev	3.403



# B1L103S, U19-ch57, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	41
Mean	59.73
Std Dev	2.43

# B1L103S, U19-ch57, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch57, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch58, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	23.67
Std Dev	9.527

**Gaus mean : 27.9673**

**Gaus Width: 4.2324**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch58, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	30.59
Std Dev	11.37

**Gaus mean : 34.7375**

**Gaus Width: 4.4041**



# B1L103S, U19-ch58, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	36.65
Std Dev	11.99

**Gaus mean : 41.3962**


**Gaus Width: 3.8383**



# B1L103S, U19-ch58, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	78
Mean	46.81
Std Dev	3.701

# B1L103S, U19-ch58, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	52.92
Std Dev	2.869




# B1L103S, U19-ch58, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	67
Mean	57.67
Std Dev	3.239

Entry




# B1L103S, U19-ch58, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.45
Std Dev	12.84





# B1L103S, U19-ch58, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry



# B1L103S, U19-ch59, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	25.57
Std Dev	10.07

**Gaus mean : 29.8405**

**Gaus Width: 4.2488**



# B1L103S, U19-ch59, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	35.09
Std Dev	5.521

**Gaus mean : 36.0858**

**Gaus Width: 3.8793**



# B1L103S, U19-ch59, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	41.31
Std Dev	3.374

**Gaus mean : 41.6373**


**Gaus Width: 3.6223**



# B1L103S, U19-ch59, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	100
Mean	42.15
Std Dev	15.96




# B1L103S, U19-ch59, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	53.89
Std Dev	10.37




# B1L103S, U19-ch59, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	58.68
Std Dev	8.983



# B1L103S, U19-ch59, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch59, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch60, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	97
Mean	22.31
Std Dev	10.86

**Gaus mean : 27.5947**

**Gaus Width: 3.9671**

Entry

16

14

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch60, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	35.07
Std Dev	3.481

**Gaus mean : 35.5489**

**Gaus Width: 3.5443**



# B1L103S, U19-ch60, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	36.97
Std Dev	14.61

**Gaus mean : 42.9458**

**Gaus Width: 3.7753**




# B1L103S, U19-ch60, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	44.94
Std Dev	13.3




# B1L103S, U19-ch60, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	53.09
Std Dev	3.85




# B1L103S, U19-ch60, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	58.12
Std Dev	3.078




# B1L103S, U19-ch60, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	58.18
Std Dev	14.61






# B1L103S, U19-ch60, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.714
Std Dev	17.62

Entry



# B1L103S, U19-ch61, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	27.19
Std Dev	9.121

**Gaus mean : 30.1061**

**Gaus Width: 4.4700**



# B1L103S, U19-ch61, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	36.59
Std Dev	5.352

**Gaus mean : 37.3769**

**Gaus Width: 3.8648**



# B1L103S, U19-ch61, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	64
Mean	36.3
Std Dev	16.77

**Gaus mean : 44.0648**

**Gaus Width: 3.2710**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch61, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	48.18
Std Dev	10.25




# B1L103S, U19-ch61, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	56.16
Std Dev	3.432



# B1L103S, U19-ch61, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	41
Mean	60.15
Std Dev	2.333


ampl



# B1L103S, U19-ch61, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch61, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch62, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	23.61
Std Dev	10.66

**Gaus mean : 28.3959**

**Gaus Width: 3.2721**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch62, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	34.62
Std Dev	5.197

**Gaus mean : 35.7171**

**Gaus Width: 3.7014**



# B1L103S, U19-ch62, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	39.17
Std Dev	10.85

**Gaus mean : 42.7271**

**Gaus Width: 3.6188**




# B1L103S, U19-ch62, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.81
Std Dev	16.82




# B1L103S, U19-ch62, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	64
Mean	54.5
Std Dev	4.054



# B1L103S, U19-ch62, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch62, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	62.1
Std Dev	0.7





# B1L103S, U19-ch62, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



# B1L103S, U19-ch63, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	25.71
Std Dev	7.145

**Gaus mean : 27.6295**

**Gaus Width: 3.2473**




# B1L103S, U19-ch63, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	31.37
Std Dev	10.46

**Gaus mean : 35.2778**  
**Gaus Width: 3.5609**



# B1L103S, U19-ch63, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	40.21
Std Dev	8.472

**Gaus mean : 41.4566**

**Gaus Width: 3.3088**




# B1L103S, U19-ch63, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.32
Std Dev	3.376




# B1L103S, U19-ch63, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	54.28
Std Dev	3.376




# B1L103S, U19-ch63, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	58.18
Std Dev	9.122



# B1L103S, U19-ch63, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	15
Mean	61
Std Dev	1.751




# B1L103S, U19-ch63, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry



# B1L103S, U19-ch64, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	60
Mean	22.05
Std Dev	10.75

**Gaus mean : 26.9673**

**Gaus Width: 3.2765**

Entry

10

8

6

4

2

0

ampl

0

10

20


30

40

50

60

70



# B1L103S, U19-ch64, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	30.97
Std Dev	10.61

**Gaus mean : 34.2482**


**Gaus Width: 3.2117**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch64, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	34.26
Std Dev	14.9

**Gaus mean : 41.2637**


**Gaus Width: 2.8277**



# B1L103S, U19-ch64, adc3


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch64, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch64, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	58.31
Std Dev	2.905




# B1L103S, U19-ch64, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	24
Mean	58.71
Std Dev	12.31






# B1L103S, U19-ch64, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.1
Std Dev	13.98

Entry



# B1L103S, U19-ch65, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	28.4
Std Dev	7.24

**Gaus mean : 30.6681**

**Gaus Width: 3.4385**




# B1L103S, U19-ch65, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	32.1
Std Dev	10.83

**Gaus mean : 36.0494**

**Gaus Width: 3.1673**



# B1L103S, U19-ch65, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	39.9
Std Dev	10.77

**Gaus mean : 42.5765**

**Gaus Width: 3.0994**




# B1L103S, U19-ch65, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	49.16
Std Dev	3.585




# B1L103S, U19-ch65, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	55.42
Std Dev	3.04




# B1L103S, U19-ch65, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	58.45
Std Dev	9.432




# B1L103S, U19-ch65, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	55.9
Std Dev	18.66






# B1L103S, U19-ch65, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch66, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	23.65
Std Dev	10.55


**Gaus mean : 28.4672**

**Gaus Width: 3.7538**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B1L103S, U19-ch66, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.66
Std Dev	3.584

**Gaus mean : 36.1785**

**Gaus Width: 3.5581**



# B1L103S, U19-ch66, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	36.73
Std Dev	13.47

**Gaus mean : 41.7261**

**Gaus Width: 3.5400**



# B1L103S, U19-ch66, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	74
Mean	42.57
Std Dev	15.12

Entry

10  
8  
6  
4  
2  
0


ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch66, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch66, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	57.05
Std Dev	9.69




# B1L103S, U19-ch66, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	19
Mean	61.53
Std Dev	1.23





# B1L103S, U19-ch66, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch67, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	22.07
Std Dev	13.86

**Gaus mean : 31.0252**

**Gaus Width: 4.2774**

Entry



# B1L103S, U19-ch67, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	34.74
Std Dev	7.251

**Gaus mean : 36.1673**

**Gaus Width: 3.0487**



# B1L103S, U19-ch67, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	36.39
Std Dev	15.38

**Gaus mean : 43.1855**

**Gaus Width: 3.3841**

Entry




# B1L103S, U19-ch67, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	79
Mean	50.2
Std Dev	3.892



# B1L103S, U19-ch67, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch67, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch67, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch67, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch68, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	20.92
Std Dev	13.08

**Gaus mean : 29.1293**

**Gaus Width: 3.1514**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch68, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	32.7
Std Dev	10.29

**Gaus mean : 36.0283**

**Gaus Width: 3.9307**



# B1L103S, U19-ch68, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	33.45
Std Dev	15.77

**Gaus mean : 41.2286**

**Gaus Width: 3.9150**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch68, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	64
Mean	47.61
Std Dev	3.431

# B1L103S, U19-ch68, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	53.42
Std Dev	3.846



# B1L103S, U19-ch68, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

Entries	54
Mean	57.89
Std Dev	8.399

ampl

0

10

20

30

40

50

60


70

# B1L103S, U19-ch68, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	62.09
Std Dev	0.9





# B1L103S, U19-ch68, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



# B1L103S, U19-ch69, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	24.8
Std Dev	9.3

**Gaus mean : 28.2922**

**Gaus Width: 3.9666**



# B1L103S, U19-ch69, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	30.74
Std Dev	11.86

**Gaus mean : 35.2263**

**Gaus Width: 3.4265**



# B1L103S, U19-ch69, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.77
Std Dev	8.84

**Gaus mean : 42.2251**

**Gaus Width: 3.5096**




# B1L103S, U19-ch69, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.37
Std Dev	3.281




# B1L103S, U19-ch69, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	54.24
Std Dev	3.412




# B1L103S, U19-ch69, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	58.26
Std Dev	8.205



# B1L103S, U19-ch69, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch69, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch70, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	22.07
Std Dev	12.03

**Gaus mean : 29.0352**

**Gaus Width: 3.4986**

Entry



# B1L103S, U19-ch70, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	34.96
Std Dev	4.225

**Gaus mean : 35.9002**

**Gaus Width: 4.3989**



# B1L103S, U19-ch70, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	35.57
Std Dev	14.43

**Gaus mean : 42.1397**

**Gaus Width: 4.1309**




# B1L103S, U19-ch70, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	43.21
Std Dev	15.03




# B1L103S, U19-ch70, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53.25
Std Dev	3.746




# B1L103S, U19-ch70, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	59.04
Std Dev	2.897




# B1L103S, U19-ch70, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.33
Std Dev	15.39





# B1L103S, U19-ch70, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry



# B1L103S, U19-ch71, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	27.96
Std Dev	8.02

**Gaus mean : 30.0758**

**Gaus Width: 3.8980**



# B1L103S, U19-ch71, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	37
Std Dev	3.719

**Gaus mean : 37.5340**

**Gaus Width: 3.7601**



# B1L103S, U19-ch71, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	37.19
Std Dev	15.67

**Gaus mean : 44.3492**


**Gaus Width: 3.5103**



# B1L103S, U19-ch71, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	62
Mean	46.05
Std Dev	12.47

# B1L103S, U19-ch71, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	55.07
Std Dev	2.996



# B1L103S, U19-ch71, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch71, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch71, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch72, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	25.77
Std Dev	8.009

**Gaus mean : 25.2354**

**Gaus Width: 5.0186**



# B1L103S, U19-ch72, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	32.92
Std Dev	3.54

**Gaus mean : 33.3574**

**Gaus Width: 3.8453**



# B1L103S, U19-ch72, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	34.23
Std Dev	13.87

**Gaus mean : 39.9263**

**Gaus Width: 3.6146**

Entry




# B1L103S, U19-ch72, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	46.22
Std Dev	3.136




# B1L103S, U19-ch72, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	51.77
Std Dev	3.451




# B1L103S, U19-ch72, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	56.8
Std Dev	7.936




# B1L103S, U19-ch72, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	61.08
Std Dev	1.598






# B1L103S, U19-ch72, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.211
Std Dev	13.62



# B1L103S, U19-ch73, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	100
Mean	22.55
Std Dev	13.34

**Gaus mean : 30.7011**

**Gaus Width: 3.5049**

Entry



# B1L103S, U19-ch73, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	33.46
Std Dev	12.9

**Gaus mean : 37.7357**

**Gaus Width: 3.7411**

Entry



# B1L103S, U19-ch73, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	43.27
Std Dev	2.949

**Gaus mean : 44.0221**

**Gaus Width: 3.5326**




# B1L103S, U19-ch73, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	49.13
Std Dev	7.182




# B1L103S, U19-ch73, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	55.07
Std Dev	8.059



# B1L103S, U19-ch73, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	44
Mean	60
Std Dev	2.316

ampl


0 10 20 30 40 50 60 70



# B1L103S, U19-ch73, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch73, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch74, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	108
Mean	19.05
Std Dev	10.24

**Gaus mean : 24.1861**

**Gaus Width: 3.7492**

Entry




# B1L103S, U19-ch74, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	32.46
Std Dev	3.858

**Gaus mean : 32.9864**

**Gaus Width: 3.6858**



# B1L103S, U19-ch74, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	31.86
Std Dev	15.15

**Gaus mean : 38.9126**

**Gaus Width: 3.8216**




# B1L103S, U19-ch74, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	40.86
Std Dev	13.48




# B1L103S, U19-ch74, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	51.22
Std Dev	3.206



# B1L103S, U19-ch74, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	59
Mean	57.34
Std Dev	3.029

# B1L103S, U19-ch74, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	58.6
Std Dev	11.02






# B1L103S, U19-ch74, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	23
Mean	10.7
Std Dev	23.34

Entry



# B1L103S, U19-ch75, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	22.44
Std Dev	10.31

**Gaus mean : 27.4965**

**Gaus Width: 3.3912**

Entry



# B1L103S, U19-ch75, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	34.21
Std Dev	3.823

**Gaus mean : 34.6182**


**Gaus Width: 3.9774**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch75, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	36.35
Std Dev	14.73

**Gaus mean : 42.3068**

**Gaus Width: 3.7649**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch75, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	46.82
Std Dev	10.69




# B1L103S, U19-ch75, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	54.2
Std Dev	3.118




# B1L103S, U19-ch75, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	59.07
Std Dev	2.821



# B1L103S, U19-ch75, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch75, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry



# B1L103S, U19-ch76, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	22.99
Std Dev	9.339

**Gaus mean : 26.8641**

**Gaus Width: 3.1346**



# B1L103S, U19-ch76, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	32.72
Std Dev	3.592

**Gaus mean : 32.5738**

**Gaus Width: 3.8982**



# B1L103S, U19-ch76, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	35.67
Std Dev	11.37

**Gaus mean : 40.0836**


**Gaus Width: 4.0176**



# B1L103S, U19-ch76, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	44.12
Std Dev	11.14




# B1L103S, U19-ch76, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	51.82
Std Dev	7.95



# B1L103S, U19-ch76, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch76, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	58.74
Std Dev	10.93





# B1L103S, U19-ch76, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch77, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	27.93
Std Dev	7.254

**Gaus mean : 29.6240**

**Gaus Width: 3.4829**

Entry



# B1L103S, U19-ch77, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.72
Std Dev	5.514

**Gaus mean : 36.6951**

**Gaus Width: 3.5353**



# B1L103S, U19-ch77, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.13
Std Dev	6.071

**Gaus mean : 43.4263**

**Gaus Width: 3.1794**




# B1L103S, U19-ch77, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	45.58
Std Dev	13.5




# B1L103S, U19-ch77, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	53.45
Std Dev	7.598




# B1L103S, U19-ch77, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	57.41
Std Dev	9.188




# B1L103S, U19-ch77, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	61.94
Std Dev	1.026





# B1L103S, U19-ch77, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.111
Std Dev	4.581

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U19-ch78, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	20.98
Std Dev	13.32

**Gaus mean : 28.8469**

**Gaus Width: 4.0640**

Entry



# B1L103S, U19-ch78, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	31.87
Std Dev	10.36

**Gaus mean : 35.5669**

**Gaus Width: 3.8039**



# B1L103S, U19-ch78, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	38.83
Std Dev	9.802

**Gaus mean : 41.8414**

**Gaus Width: 4.6713**




# B1L103S, U19-ch78, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	40.84
Std Dev	16.14




# B1L103S, U19-ch78, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	52.85
Std Dev	7.18




# B1L103S, U19-ch78, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	57.68
Std Dev	9.588




# B1L103S, U19-ch78, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	60.76
Std Dev	2.263






# B1L103S, U19-ch78, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.762
Std Dev	17.77




# B1L103S, U19-ch79, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	100
Mean	23.02
Std Dev	12.05

**Gaus mean : 28.7062**

**Gaus Width: 3.6442**



# B1L103S, U19-ch79, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	34.33
Std Dev	5.538

**Gaus mean : 35.6414**

**Gaus Width: 3.8063**



# B1L103S, U19-ch79, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	35.54
Std Dev	14.86

**Gaus mean : 42.3846**

**Gaus Width: 3.9916**

Entry




# B1L103S, U19-ch79, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	61
Mean	44.07
Std Dev	12.11



# B1L103S, U19-ch79, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch79, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	46
Mean	58.59
Std Dev	2.825

# B1L103S, U19-ch79, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.87
Std Dev	12.61





# B1L103S, U19-ch79, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch80, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	23.84
Std Dev	10.9

**Gaus mean : 28.9072**


**Gaus Width: 3.7501**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch80, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	32.11
Std Dev	10.34

**Gaus mean : 35.3965**

**Gaus Width: 3.9454**



# B1L103S, U19-ch80, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	36.01
Std Dev	14.03

**Gaus mean : 42.0401**

**Gaus Width: 3.0760**




# B1L103S, U19-ch80, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	45.93
Std Dev	10.51




# B1L103S, U19-ch80, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	53.67
Std Dev	3.427



# B1L103S, U19-ch80, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch80, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	56.64
Std Dev	15.88





# B1L103S, U19-ch80, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch81, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	24.52
Std Dev	10.39

**Gaus mean : 28.6322**

**Gaus Width: 3.9400**

Entry



# B1L103S, U19-ch81, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	35.55
Std Dev	7.031

**Gaus mean : 37.0875**

**Gaus Width: 4.3190**



# B1L103S, U19-ch81, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	35.22
Std Dev	15.69

**Gaus mean : 42.4317**

**Gaus Width: 3.9875**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch81, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	77
Mean	47.22
Std Dev	10.09

Entry

10  
8  
6  
4  
2  
0


0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch81, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch81, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	59.73
Std Dev	2.903



# B1L103S, U19-ch81, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	9
Mean	61
Std Dev	1.7

ampl

0 10 20 30 40 50 60 70





# B1L103S, U19-ch81, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry



# B1L103S, U19-ch82, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	102
Mean	14.01
Std Dev	12.92

**Gaus mean : 27.6388**


**Gaus Width: 3.2889**

Entry

45  
40  
35  
30  
25  
20  
15  
10  
5  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch82, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	28.25
Std Dev	12.68

**Gaus mean : 34.9308**

**Gaus Width: 3.9663**

Entry



# B1L103S, U19-ch82, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	38.05
Std Dev	10.17

**Gaus mean : 41.1317**

**Gaus Width: 3.1278**




# B1L103S, U19-ch82, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	40.67
Std Dev	16.31




# B1L103S, U19-ch82, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	50.27
Std Dev	10.32




# B1L103S, U19-ch82, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	55.14
Std Dev	11.86




# B1L103S, U19-ch82, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	20
Mean	58.25
Std Dev	12.98






# B1L103S, U19-ch82, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	5.909
Std Dev	18.06

Entry



# B1L103S, U19-ch83, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	22.99
Std Dev	11.35


**Gaus mean : 28.6492**

**Gaus Width: 3.5414**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B1L103S, U19-ch83, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.08
Std Dev	12.74

**Gaus mean : 36.5036**

**Gaus Width: 3.6404**

Entry



# B1L103S, U19-ch83, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	42.51
Std Dev	4.031

**Gaus mean : 42.8313**

**Gaus Width: 3.6312**




# B1L103S, U19-ch83, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	48.27
Std Dev	6.836




# B1L103S, U19-ch83, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	53.81
Std Dev	3.149




# B1L103S, U19-ch83, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	61
Mean	58.13
Std Dev	8.03



# B1L103S, U19-ch83, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	61.9
Std Dev	1.044



# B1L103S, U19-ch83, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch84, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	96
Mean	19.91
Std Dev	12.51

**Gaus mean : 27.6960**

**Gaus Width: 3.8441**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch84, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	31.28
Std Dev	7.658

**Gaus mean : 33.9333**

**Gaus Width: 3.8480**



# B1L103S, U19-ch84, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	34.92
Std Dev	12.31

**Gaus mean : 39.2292**

**Gaus Width: 3.5823**




# B1L103S, U19-ch84, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	38.38
Std Dev	15.79


Entry



# B1L103S, U19-ch84, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch84, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	57.9
Std Dev	3.108




# B1L103S, U19-ch84, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	58.76
Std Dev	11.23






# B1L103S, U19-ch84, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6.667
Std Dev	18.16

Entry



# B1L103S, U19-ch85, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	113
Mean	23.27
Std Dev	11.4

**Gaus mean : 28.5090**

**Gaus Width: 4.1716**

Entry



# B1L103S, U19-ch85, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	33.63
Std Dev	6.062

**Gaus mean : 34.4844**

**Gaus Width: 3.3916**



# B1L103S, U19-ch85, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	35.42
Std Dev	14.66

**Gaus mean : 41.2857**

**Gaus Width: 3.4267**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch85, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	43.89
Std Dev	12.55




# B1L103S, U19-ch85, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	53.76
Std Dev	2.918




# B1L103S, U19-ch85, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	53
Mean	57.72
Std Dev	8.513



# B1L103S, U19-ch85, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	15
Mean	61.8
Std Dev	1.47



# B1L103S, U19-ch85, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	18
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch86, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	104
Mean	21.23
Std Dev	11.52

**Gaus mean : 27.5555**

**Gaus Width: 4.1965**

Entry




# B1L103S, U19-ch86, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	31.71
Std Dev	8

**Gaus mean : 34.2153**  
**Gaus Width: 3.1360**



# B1L103S, U19-ch86, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	34.12
Std Dev	15.74


**Gaus mean : 41.3698**

**Gaus Width: 4.1353**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch86, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	45.46
Std Dev	7.708




# B1L103S, U19-ch86, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	67
Mean	53.19
Std Dev	3.967



# B1L103S, U19-ch86, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch86, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch86, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84

Entry



# B1L103S, U19-ch87, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	101
Mean	22.02
Std Dev	11.5

**Gaus mean : 28.3251**


**Gaus Width: 4.5801**

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch87, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	33.93
Std Dev	5.357

**Gaus mean : 35.1052**

**Gaus Width: 3.3971**



# B1L103S, U19-ch87, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	36.5
Std Dev	13.87

**Gaus mean : 42.0162**

**Gaus Width: 3.3780**




# B1L103S, U19-ch87, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	43.03
Std Dev	15.15




# B1L103S, U19-ch87, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.23
Std Dev	3.456




# B1L103S, U19-ch87, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	58.95
Std Dev	2.997



# B1L103S, U19-ch87, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch87, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	3
Std Dev	13.42

Entry



# B1L103S, U19-ch88, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	20.68
Std Dev	9.942

**Gaus mean : 25.5611**

**Gaus Width: 4.3505**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch88, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	30.03
Std Dev	7.348

**Gaus mean : 31.2463**  
**Gaus Width: 3.8527**



# B1L103S, U19-ch88, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	31.26
Std Dev	14.83

**Gaus mean : 38.3011**

**Gaus Width: 3.7836**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch88, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch88, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	50
Mean	50.6
Std Dev	3.365



# B1L103S, U19-ch88, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch88, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch88, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	25
Mean	15.44
Std Dev	26.17

Entry



# B1L103S, U19-ch89, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	23.47
Std Dev	10.65

**Gaus mean : 27.9731**

**Gaus Width: 3.3622**

Entry



# B1L103S, U19-ch89, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	34.27
Std Dev	5.333

**Gaus mean : 35.2330**

**Gaus Width: 4.4193**



# B1L103S, U19-ch89, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	76
Mean	34.87
Std Dev	15.43

**Gaus mean : 41.9778**

**Gaus Width: 4.4170**

Entry




# B1L103S, U19-ch89, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	46.56
Std Dev	8.497

Entry




# B1L103S, U19-ch89, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	54.45
Std Dev	3.051



# B1L103S, U19-ch89, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch89, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	62.5
Std Dev	0.7071






# B1L103S, U19-ch89, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3
Std Dev	13.08

Entry



# B1L103S, U19-ch90, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	20.68
Std Dev	11.48

**Gaus mean : 26.1889**

**Gaus Width: 3.4098**

Entry



# B1L103S, U19-ch90, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	32.86
Std Dev	3.674

**Gaus mean : 33.4067**

**Gaus Width: 3.6039**



# B1L103S, U19-ch90, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	35.03
Std Dev	13.82

**Gaus mean : 41.0574**

**Gaus Width: 3.6330**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch90, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	45.88
Std Dev	8.72




# B1L103S, U19-ch90, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	52.73
Std Dev	3.224



# B1L103S, U19-ch90, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch90, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.61
Std Dev	12.64





# B1L103S, U19-ch90, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch91, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	61
Mean	22.13
Std Dev	12.31

**Gaus mean : 29.6202**

**Gaus Width: 3.1419**

Entry



# B1L103S, U19-ch91, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	32.7
Std Dev	9.897

**Gaus mean : 35.8000**

**Gaus Width: 4.2621**



# B1L103S, U19-ch91, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	84
Mean	37.46
Std Dev	13.51

**Gaus mean : 42.6434**

**Gaus Width: 4.5179**




# B1L103S, U19-ch91, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	48.71
Std Dev	3.652




# B1L103S, U19-ch91, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	54.18
Std Dev	3.619



# B1L103S, U19-ch91, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch91, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	62
Std Dev	0.8452






# B1L103S, U19-ch91, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.15
Std Dev	14.04

Entry



# B1L103S, U19-ch92, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	21.11
Std Dev	9.929

**Gaus mean : 25.9218**


**Gaus Width: 4.3101**

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch92, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	31.42
Std Dev	6.226

**Gaus mean : 32.8596**

**Gaus Width: 3.2857**



# B1L103S, U19-ch92, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	35.52
Std Dev	13.17

**Gaus mean : 40.6682**

**Gaus Width: 3.7247**




# B1L103S, U19-ch92, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	41.95
Std Dev	12




# B1L103S, U19-ch92, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	51.04
Std Dev	3.258




# B1L103S, U19-ch92, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	57.17
Std Dev	3.312




# B1L103S, U19-ch92, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	57.85
Std Dev	11.63






# B1L103S, U19-ch92, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	25
Mean	14.8
Std Dev	26.34

Entry



# B1L103S, U19-ch93, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	23.47
Std Dev	11.62

**Gaus mean : 29.2672**


**Gaus Width: 3.4467**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch93, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	31.28
Std Dev	12.93

**Gaus mean : 36.5398**

**Gaus Width: 3.4804**

Entry



# B1L103S, U19-ch93, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	39.66
Std Dev	11.63

**Gaus mean : 43.0786**

**Gaus Width: 3.7045**




# B1L103S, U19-ch93, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	47.72
Std Dev	7.652




# B1L103S, U19-ch93, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	54.52
Std Dev	3.449



# B1L103S, U19-ch93, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	63
Mean	58.14
Std Dev	8.047

ampl



# B1L103S, U19-ch93, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	60.6
Std Dev	1.625

0 10 20 30 40 50 60 70

ampl





# B1L103S, U19-ch93, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch94, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	22.25
Std Dev	11.09

**Gaus mean : 27.3913**

**Gaus Width: 3.4125**



# B1L103S, U19-ch94, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	30.58
Std Dev	11.72

**Gaus mean : 34.7170**

**Gaus Width: 3.4518**

Entry

10

8

6

4

2

0

ampl

0

10

20

30

40

50

60

70

# B1L103S, U19-ch94, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	37.62
Std Dev	12.99

**Gaus mean : 42.0485**

**Gaus Width: 3.2595**




# B1L103S, U19-ch94, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	47.5
Std Dev	3.648




# B1L103S, U19-ch94, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.59
Std Dev	3.363




# B1L103S, U19-ch94, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	57.67
Std Dev	8.768



# B1L103S, U19-ch94, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch94, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.905
Std Dev	18.2

Entry



# B1L103S, U19-ch95, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	21.93
Std Dev	11.45

**Gaus mean : 28.0751**

**Gaus Width: 3.7464**

Entry



# B1L103S, U19-ch95, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	34.19
Std Dev	6.903

**Gaus mean : 35.6314**

**Gaus Width: 4.0482**



# B1L103S, U19-ch95, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	32.93
Std Dev	16.07

**Gaus mean : 40.4700**

**Gaus Width: 3.9975**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch95, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	46.31
Std Dev	8.55




# B1L103S, U19-ch95, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	52.46
Std Dev	3.758



# B1L103S, U19-ch95, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	71
Mean	58.77
Std Dev	3.1

# B1L103S, U19-ch95, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

Entries

10


Mean

54.8

Std Dev

18.3

ampl





# B1L103S, U19-ch95, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0


# B1L103S, U19-ch96, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	111
Mean	16.5
Std Dev	13.35

**Gaus mean : 27.2999**

**Gaus Width: 3.8831**



# B1L103S, U19-ch96, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	30.48
Std Dev	9.588

**Gaus mean : 33.1297**

**Gaus Width: 3.3769**



# B1L103S, U19-ch96, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.47
Std Dev	6.279

**Gaus mean : 40.3291**

**Gaus Width: 4.5076**




# B1L103S, U19-ch96, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	42.23
Std Dev	13.44




# B1L103S, U19-ch96, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	51.89
Std Dev	3.764




# B1L103S, U19-ch96, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	57.64
Std Dev	2.715




# B1L103S, U19-ch96, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.77
Std Dev	12.89





# B1L103S, U19-ch96, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	24
Mean	12.92
Std Dev	25.18

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch97, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	20.89
Std Dev	12.25

**Gaus mean : 28.1606**

**Gaus Width: 3.8672**

Entry




# B1L103S, U19-ch97, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	32.79
Std Dev	10.02

**Gaus mean : 36.1217**  
**Gaus Width: 4.0956**

Entry




# B1L103S, U19-ch97, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	36.56
Std Dev	15.1

**Gaus mean : 43.5535**  
**Gaus Width: 3.3901**




# B1L103S, U19-ch97, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	47.21
Std Dev	7.149




# B1L103S, U19-ch97, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	59
Mean	54.27
Std Dev	3.718



# B1L103S, U19-ch97, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch97, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch97, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	3
Std Dev	13.42

Entry




# B1L103S, U19-ch98, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	23.99
Std Dev	11.75

**Gaus mean : 29.5229**

**Gaus Width: 3.4806**



# B1L103S, U19-ch98, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	33.12
Std Dev	9.523

**Gaus mean : 36.3644**

**Gaus Width: 3.7286**



# B1L103S, U19-ch98, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	35.9
Std Dev	14.08

**Gaus mean : 42.0570**

**Gaus Width: 3.2785**




# B1L103S, U19-ch98, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	46.97
Std Dev	7.603




# B1L103S, U19-ch98, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	62
Mean	54.47
Std Dev	3.701



# B1L103S, U19-ch98, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U19-ch98, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch98, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	4.619
Std Dev	9.614

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch99, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	83
Mean	22.93
Std Dev	11.65

**Gaus mean : 29.2315**

**Gaus Width: 3.9007**

Entry



# B1L103S, U19-ch99, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	34.81
Std Dev	8.544

**Gaus mean : 36.8164**

**Gaus Width: 4.4933**

Entry



# B1L103S, U19-ch99, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	36.97
Std Dev	15.5

**Gaus mean : 43.8646**

**Gaus Width: 4.6239**




# B1L103S, U19-ch99, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	48.07
Std Dev	8.754




# B1L103S, U19-ch99, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	55
Std Dev	7.902




# B1L103S, U19-ch99, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	59.91
Std Dev	2.272




# B1L103S, U19-ch99, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.64
Std Dev	1.823






# B1L103S, U19-ch99, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	0
Std Dev	0

Entry




# B1L103S, U19-ch100, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	116
Mean	18.94
Std Dev	11.98

**Gaus mean : 26.5630**

**Gaus Width: 4.3920**



# B1L103S, U19-ch100, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	29.34
Std Dev	12.05

**Gaus mean : 34.6023**

**Gaus Width: 4.5375**



# B1L103S, U19-ch100, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	36.81
Std Dev	11.03

**Gaus mean : 40.0483**

**Gaus Width: 3.8776**




# B1L103S, U19-ch100, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	46.52
Std Dev	3.621




# B1L103S, U19-ch100, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53.14
Std Dev	3.821




# B1L103S, U19-ch100, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	57.19
Std Dev	8.235




# B1L103S, U19-ch100, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.2
Std Dev	1.796





# B1L103S, U19-ch100, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.952
Std Dev	18.35

Entry



# B1L103S, U19-ch101, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	21.95
Std Dev	12.19

**Gaus mean : 28.3566**

**Gaus Width: 4.3326**

Entry



# B1L103S, U19-ch101, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	32.58
Std Dev	8.352

**Gaus mean : 34.8256**

**Gaus Width: 3.6272**



# B1L103S, U19-ch101, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60


70

ampl

Entries	78
Mean	35.42
Std Dev	14.68

**Gaus mean : 41.7741**

**Gaus Width: 4.1772**




# B1L103S, U19-ch101, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	45
Std Dev	9.262




# B1L103S, U19-ch101, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	53.18
Std Dev	3.628




# B1L103S, U19-ch101, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	63
Mean	57.51
Std Dev	8.008



# B1L103S, U19-ch101, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch101, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry




# B1L103S, U19-ch102, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	18.91
Std Dev	13.41

**Gaus mean : 29.0761**

**Gaus Width: 4.0234**



# B1L103S, U19-ch102, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	84
Mean	30.5
Std Dev	11.27

**Gaus mean : 34.7054**

**Gaus Width: 4.1868**



# B1L103S, U19-ch102, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	40.08
Std Dev	6.668

**Gaus mean : 41.5023**

**Gaus Width: 3.7206**




# B1L103S, U19-ch102, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	93
Mean	44.2
Std Dev	12.3




# B1L103S, U19-ch102, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	54.25
Std Dev	3.311




# B1L103S, U19-ch102, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	58.67
Std Dev	3.295



# B1L103S, U19-ch102, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch102, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch103, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	23.16
Std Dev	10.45

**Gaus mean : 28.3697**

**Gaus Width: 3.2757**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch103, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	32.23
Std Dev	9.013

**Gaus mean : 35.0645**

**Gaus Width: 3.3746**



# B1L103S, U19-ch103, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	37.58
Std Dev	12.89

**Gaus mean : 41.9565**


**Gaus Width: 3.6870**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch103, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	48.43
Std Dev	3.058




# B1L103S, U19-ch103, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.92
Std Dev	2.928




# B1L103S, U19-ch103, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	59
Std Dev	2.836




# B1L103S, U19-ch103, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	61.29
Std Dev	1.868






# B1L103S, U19-ch103, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	2.864
Std Dev	13.12

Entry



# B1L103S, U19-ch104, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	22.76
Std Dev	10.33

**Gaus mean : 27.3048**

**Gaus Width: 3.3593**

Entry



# B1L103S, U19-ch104, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	91
Mean	31.92
Std Dev	9.974

**Gaus mean : 35.0520**

**Gaus Width: 4.3244**



# B1L103S, U19-ch104, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	36.42
Std Dev	12.66

**Gaus mean : 41.3524**

**Gaus Width: 4.7979**




# B1L103S, U19-ch104, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	45.98
Std Dev	8.31




# B1L103S, U19-ch104, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	53.07
Std Dev	3.036




# B1L103S, U19-ch104, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	57.84
Std Dev	3.427



# B1L103S, U19-ch104, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch104, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	8.5
Std Dev	21.39

Entry



# B1L103S, U19-ch105, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	23.41
Std Dev	11.42

**Gaus mean : 29.6782**

**Gaus Width: 2.9509**

Entry



# B1L103S, U19-ch105, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	31.51
Std Dev	10.96

**Gaus mean : 35.8100**

**Gaus Width: 2.8115**



# B1L103S, U19-ch105, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	35.7
Std Dev	14.5

**Gaus mean : 41.7283**  
**Gaus Width: 3.7502**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch105, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	46.58
Std Dev	6.907




# B1L103S, U19-ch105, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	53.94
Std Dev	3.344




# B1L103S, U19-ch105, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	58.07
Std Dev	8.945




# B1L103S, U19-ch105, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	61.5
Std Dev	1.837






# B1L103S, U19-ch105, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.167
Std Dev	4.81



# B1L103S, U19-ch106, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	101
Mean	22.13
Std Dev	10.9

**Gaus mean : 28.0750**

**Gaus Width: 4.0997**

Entry



# B1L103S, U19-ch106, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	33.43
Std Dev	6.779

**Gaus mean : 35.1593**

**Gaus Width: 3.1739**



# B1L103S, U19-ch106, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	35.74
Std Dev	14.26

**Gaus mean : 41.8688**

**Gaus Width: 3.6309**




# B1L103S, U19-ch106, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	43.23
Std Dev	12.95




# B1L103S, U19-ch106, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	51.89
Std Dev	8.31




# B1L103S, U19-ch106, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	57.43
Std Dev	8.435




# B1L103S, U19-ch106, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	61
Std Dev	1.7






# B1L103S, U19-ch106, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.905
Std Dev	18.2



# B1L103S, U19-ch107, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	20.01
Std Dev	12.63

**Gaus mean : 27.8830**

**Gaus Width: 4.4871**

Entry



# B1L103S, U19-ch107, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	32.52
Std Dev	7.956

**Gaus mean : 34.3051**

**Gaus Width: 4.1646**



# B1L103S, U19-ch107, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	36.2
Std Dev	13.49

**Gaus mean : 40.8682**

**Gaus Width: 3.8636**




# B1L103S, U19-ch107, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	44.5
Std Dev	10.77



# B1L103S, U19-ch107, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch107, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch107, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch107, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	23
Mean	10.87
Std Dev	23.69

Entry



# B1L103S, U19-ch108, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	23.75
Std Dev	11.71

**Gaus mean : 29.8063**

**Gaus Width: 4.0336**

Entry



# B1L103S, U19-ch108, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	34.69
Std Dev	7.281

**Gaus mean : 36.2478**

**Gaus Width: 3.5520**



# B1L103S, U19-ch108, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	36.09
Std Dev	14.82

**Gaus mean : 42.2953**

**Gaus Width: 4.0286**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch108, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	46.51
Std Dev	7.134




# B1L103S, U19-ch108, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	71
Mean	53.9
Std Dev	2.809



# B1L103S, U19-ch108, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch108, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

Entries

9


Mean

54.67

Std Dev

19.37

ampl





# B1L103S, U19-ch108, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch109, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	97
Mean	20.36
Std Dev	13.38

**Gaus mean : 29.6922**

**Gaus Width: 3.7429**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch109, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.08
Std Dev	12.7

**Gaus mean : 36.4109**

**Gaus Width: 3.6852**

Entry



# B1L103S, U19-ch109, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


6  
5  
4  
3  
2  
1  
0

Entries	56
Mean	41.84
Std Dev	8.75

**Gaus mean : 42.5444**

**Gaus Width: 4.4547**

ampl




# B1L103S, U19-ch109, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	47.69
Std Dev	3.285




# B1L103S, U19-ch109, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	54.69
Std Dev	3.181




# B1L103S, U19-ch109, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	58.28
Std Dev	8.896



# B1L103S, U19-ch109, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch109, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



# B1L103S, U19-ch110, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	23.28
Std Dev	10.15

**Gaus mean : 28.2715**

**Gaus Width: 3.7809**

Entry



# B1L103S, U19-ch110, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	33.83
Std Dev	5.823

**Gaus mean : 34.8676**

**Gaus Width: 3.9042**



# B1L103S, U19-ch110, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	40.06
Std Dev	4.337

**Gaus mean : 40.6039**

**Gaus Width: 5.5033**




# B1L103S, U19-ch110, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	41.26
Std Dev	15.98

Entry




# B1L103S, U19-ch110, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	50.65
Std Dev	10.42




# B1L103S, U19-ch110, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	58.48
Std Dev	2.843




# B1L103S, U19-ch110, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.28
Std Dev	14.19





# B1L103S, U19-ch110, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch111, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	96
Mean	20.6
Std Dev	13.25

**Gaus mean : 29.1215**

**Gaus Width: 3.4944**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch111, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	32.22
Std Dev	10.99

**Gaus mean : 36.6327**

**Gaus Width: 4.2386**



# B1L103S, U19-ch111, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	39.79
Std Dev	9.906

**Gaus mean : 41.9458**

**Gaus Width: 4.0962**




# B1L103S, U19-ch111, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	47.29
Std Dev	9.989




# B1L103S, U19-ch111, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	55.24
Std Dev	3.327




# B1L103S, U19-ch111, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	59.4
Std Dev	2.469




# B1L103S, U19-ch111, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	57.31
Std Dev	16.61





# B1L103S, U19-ch111, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch112, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	22.94
Std Dev	12.55

**Gaus mean : 28.6269**

**Gaus Width: 3.9535**

Entry

14

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch112, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	32.16
Std Dev	8.855

**Gaus mean : 35.0648**

**Gaus Width: 4.5638**

Entry



# B1L103S, U19-ch112, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	35.52
Std Dev	14.32

**Gaus mean : 42.1206**

**Gaus Width: 4.4961**




# B1L103S, U19-ch112, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.12
Std Dev	3.517




# B1L103S, U19-ch112, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	53.57
Std Dev	3.733




# B1L103S, U19-ch112, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	57.89
Std Dev	3.365




# B1L103S, U19-ch112, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.2
Std Dev	15.39





# B1L103S, U19-ch112, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	10.19
Std Dev	21.98

Entry

16

14

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch113, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	21.11
Std Dev	12.68

**Gaus mean : 29.0665**

**Gaus Width: 4.4226**

Entry



# B1L103S, U19-ch113, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	29.16
Std Dev	13.35

**Gaus mean : 34.8905**

**Gaus Width: 4.1455**

Entry



# B1L103S, U19-ch113, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	41.3
Std Dev	3.398

**Gaus mean : 42.5059**


**Gaus Width: 3.8308**



# B1L103S, U19-ch113, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	65
Mean	46.89
Std Dev	6.823




# B1L103S, U19-ch113, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	52.85
Std Dev	7.659




# B1L103S, U19-ch113, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	58.83
Std Dev	2.679




# B1L103S, U19-ch113, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	56.85
Std Dev	16.48





# B1L103S, U19-ch113, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry



# B1L103S, U19-ch114, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	24.56
Std Dev	9.164

**Gaus mean : 28.0858**


**Gaus Width: 3.9879**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch114, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	32.07
Std Dev	10.26

**Gaus mean : 34.8161**

**Gaus Width: 4.4873**



# B1L103S, U19-ch114, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	37.09
Std Dev	11.92

**Gaus mean : 41.1814**

**Gaus Width: 3.3561**




# B1L103S, U19-ch114, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	46.68
Std Dev	8.49




# B1L103S, U19-ch114, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	54.49
Std Dev	3.552




# B1L103S, U19-ch114, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	58.55
Std Dev	3.011




# B1L103S, U19-ch114, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	57.71
Std Dev	14.56






# B1L103S, U19-ch114, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.211
Std Dev	13.62



# B1L103S, U19-ch115, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	75
Mean	25.21
Std Dev	10.4

**Gaus mean : 29.6045**

**Gaus Width: 3.5498**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch115, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	34.18
Std Dev	8.001

**Gaus mean : 36.3112**

**Gaus Width: 3.3945**



# B1L103S, U19-ch115, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	38.42
Std Dev	13.93

**Gaus mean : 43.7442**

**Gaus Width: 3.7163**

Entry




# B1L103S, U19-ch115, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	49.18
Std Dev	7.637




# B1L103S, U19-ch115, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	55.3
Std Dev	3.17




# B1L103S, U19-ch115, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	59.27
Std Dev	2.856



# B1L103S, U19-ch115, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch115, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch116, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	102
Mean	21.13
Std Dev	12.13

**Gaus mean : 27.8318**

**Gaus Width: 3.5567**

Entry



# B1L103S, U19-ch116, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	29.08
Std Dev	12.93

**Gaus mean : 34.8920**

**Gaus Width: 2.8785**

Entry



# B1L103S, U19-ch116, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.58
Std Dev	7.692

**Gaus mean : 41.4609**

**Gaus Width: 4.0906**




# B1L103S, U19-ch116, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	46.84
Std Dev	3.648




# B1L103S, U19-ch116, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	53.24
Std Dev	3.196




# B1L103S, U19-ch116, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	57.77
Std Dev	8.049



# B1L103S, U19-ch116, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch116, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73



# B1L103S, U19-ch117, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	20.06
Std Dev	12.88

**Gaus mean : 27.8223**


**Gaus Width: 3.5148**

Entry

25  
20  
15  
10  
5  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch117, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	28.81
Std Dev	12.74

**Gaus mean : 35.1607**

**Gaus Width: 3.1982**

Entry



# B1L103S, U19-ch117, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	37.82
Std Dev	11.76

**Gaus mean : 41.2653**

**Gaus Width: 4.2475**




# B1L103S, U19-ch117, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	47.63
Std Dev	3.743




# B1L103S, U19-ch117, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	54.02
Std Dev	3.159




# B1L103S, U19-ch117, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	67
Mean	58.04
Std Dev	7.787



# B1L103S, U19-ch117, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch117, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry



# B1L103S, U19-ch118, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	21.96
Std Dev	11.14

**Gaus mean : 27.2630**


**Gaus Width: 4.4223**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch118, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	33.2
Std Dev	4.184

**Gaus mean : 32.6324**

**Gaus Width: 4.7208**



# B1L103S, U19-ch118, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	36.2
Std Dev	11.95

**Gaus mean : 40.1243**

**Gaus Width: 3.5749**




# B1L103S, U19-ch118, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	41.91
Std Dev	14.8




# B1L103S, U19-ch118, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	52.13
Std Dev	3.512




# B1L103S, U19-ch118, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	58.15
Std Dev	2.919

Entry




# B1L103S, U19-ch118, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.81
Std Dev	14.98





# B1L103S, U19-ch118, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch119, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	19.82
Std Dev	13.65

**Gaus mean : 29.0055**

**Gaus Width: 3.9710**

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch119, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	31.69
Std Dev	11.11

**Gaus mean : 35.6593**


**Gaus Width: 3.3045**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch119, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.35
Std Dev	11.14

**Gaus mean : 42.3488**

**Gaus Width: 3.1415**




# B1L103S, U19-ch119, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	49.11
Std Dev	3.271

Entry




# B1L103S, U19-ch119, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	55.18
Std Dev	3.583




# B1L103S, U19-ch119, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	58.33
Std Dev	9.041



# B1L103S, U19-ch119, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch119, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch120, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	22.13
Std Dev	12.34

**Gaus mean : 28.7529**

**Gaus Width: 4.1273**

Entry



# B1L103S, U19-ch120, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	30.72
Std Dev	12.64

**Gaus mean : 36.3064**

**Gaus Width: 4.2653**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch120, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	41.18
Std Dev	8.257

**Gaus mean : 42.6508**

**Gaus Width: 3.7532**




# B1L103S, U19-ch120, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.05
Std Dev	6.791




# B1L103S, U19-ch120, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	53.77
Std Dev	3.029




# B1L103S, U19-ch120, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	57.63
Std Dev	7.53




# B1L103S, U19-ch120, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	57.15
Std Dev	16.57






# B1L103S, U19-ch120, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	4.368
Std Dev	14.52



# B1L103S, U19-ch121, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	17.16
Std Dev	14.37

**Gaus mean : 28.8639**

**Gaus Width: 4.2056**

Entry



# B1L103S, U19-ch121, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	90
Mean	30.19
Std Dev	12.88

**Gaus mean : 36.1911**

**Gaus Width: 3.9402**



# B1L103S, U19-ch121, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.44
Std Dev	11.42

**Gaus mean : 43.6815**

**Gaus Width: 4.2187**




# B1L103S, U19-ch121, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	48.88
Std Dev	3.412




# B1L103S, U19-ch121, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.56
Std Dev	8.111



# B1L103S, U19-ch121, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	52
Mean	59.94
Std Dev	2.421

ampl



# B1L103S, U19-ch121, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	4
Mean	62
Std Dev	0.7071



# B1L103S, U19-ch121, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl


# B1L103S, U19-ch122, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	20.32
Std Dev	12.65

**Gaus mean : 27.4227**

**Gaus Width: 4.0461**



# B1L103S, U19-ch122, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	25.95
Std Dev	14.04

**Gaus mean : 33.9091**


**Gaus Width: 3.5108**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch122, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	39.31
Std Dev	3.581

**Gaus mean : 39.9291**


**Gaus Width: 4.0566**



# B1L103S, U19-ch122, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	46.24
Std Dev	6.422




# B1L103S, U19-ch122, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	52.42
Std Dev	3.479



# B1L103S, U19-ch122, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	61
Mean	58.05
Std Dev	2.983

# B1L103S, U19-ch122, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.45
Std Dev	12.86






# B1L103S, U19-ch122, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch123, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	111
Mean	20.82
Std Dev	13.09

**Gaus mean : 29.2412**


**Gaus Width: 4.4962**

Entry

30  
25  
20  
15  
10  
5  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch123, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	30.94
Std Dev	12.36

**Gaus mean : 36.3333**

**Gaus Width: 3.8193**

Entry



# B1L103S, U19-ch123, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	37.21
Std Dev	13.71

**Gaus mean : 42.5842**


**Gaus Width: 3.8834**



# B1L103S, U19-ch123, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch123, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.36
Std Dev	3.341




# B1L103S, U19-ch123, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	58.05
Std Dev	8.177



# B1L103S, U19-ch123, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch123, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0


# B1L103S, U19-ch124, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	115
Mean	21.48
Std Dev	11.59

**Gaus mean : 27.5472**

**Gaus Width: 4.2121**



# B1L103S, U19-ch124, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	30
Std Dev	11.75

**Gaus mean : 34.6979**

**Gaus Width: 3.7254**



# B1L103S, U19-ch124, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	35.41
Std Dev	13.66

**Gaus mean : 41.4009**

**Gaus Width: 3.5543**




# B1L103S, U19-ch124, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	47.06
Std Dev	3.387




# B1L103S, U19-ch124, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	53.25
Std Dev	3.371




# B1L103S, U19-ch124, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	57.77
Std Dev	7.883




# B1L103S, U19-ch124, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.73
Std Dev	1.213





# B1L103S, U19-ch124, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry



# B1L103S, U19-ch125, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	25.73
Std Dev	11.44

**Gaus mean : 30.7455**

**Gaus Width: 4.0112**

Entry




# B1L103S, U19-ch125, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	35.06
Std Dev	9.796

**Gaus mean : 37.9914**  
**Gaus Width: 4.0237**



# B1L103S, U19-ch125, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	38.18
Std Dev	14.13

**Gaus mean : 43.2328**

**Gaus Width: 4.7557**




# B1L103S, U19-ch125, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	49.96
Std Dev	6.911




# B1L103S, U19-ch125, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	55.82
Std Dev	3.228




# B1L103S, U19-ch125, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	60.97
Std Dev	1.712



# B1L103S, U19-ch125, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch125, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.2
Std Dev	14.1



# B1L103S, U19-ch126, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	19.85
Std Dev	12.37

**Gaus mean : 27.1149**

**Gaus Width: 4.2486**

Entry



# B1L103S, U19-ch126, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	29.74
Std Dev	10.86

**Gaus mean : 33.1017**

**Gaus Width: 5.4616**



# B1L103S, U19-ch126, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	89
Mean	37.09
Std Dev	12.3

**Gaus mean : 40.6670**

**Gaus Width: 4.3514**




# B1L103S, U19-ch126, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	46.61
Std Dev	9.251




# B1L103S, U19-ch126, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.13
Std Dev	3.494




# B1L103S, U19-ch126, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	57.98
Std Dev	8.597




# B1L103S, U19-ch126, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.5
Std Dev	2.11





# B1L103S, U19-ch126, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch127, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	19.89
Std Dev	12.17

**Gaus mean : 26.9840**

**Gaus Width: 4.3271**




# B1L103S, U19-ch127, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	28.23
Std Dev	12

**Gaus mean : 33.7104**

**Gaus Width: 4.0047**



# B1L103S, U19-ch127, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.34
Std Dev	3.627

**Gaus mean : 40.0661**

**Gaus Width: 3.9089**




# B1L103S, U19-ch127, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	43.49
Std Dev	12



# B1L103S, U19-ch127, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	68
Mean	50.76
Std Dev	9.484

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20

30

40

50

60

70

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27


28

# B1L103S, U19-ch127, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	57.49
Std Dev	3.465




# B1L103S, U19-ch127, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	59
Std Dev	11.1





# B1L103S, U19-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	3
Std Dev	13.42

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	3
Std Dev	13.42

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

