



B1L001S, U10-ch10 _042523_0143.root, FC#2, port C2


4


0


0
















B1L001S, U10-ch16 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




B1L001S, U10-ch18 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


B1L001S, U10-ch19 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl







B1L001S, U10-ch22 calib_packv5_042523_0143.root, FC#2, port C2












B1L001S, U10-ch26 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl










B1L001S, U10-ch30 calib_packv5_042523_0143.root, FC#2, port C2







B1L001S, U10-ch33 42523_0143.root, FC#2, port C2



B1L001S, U10-ch34 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50

60


70


ampl







B1L001S, U10-ch37 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl











B1L001S, U10-ch42 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




B1L001S, U10-ch44 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B1L001S, U10-ch46 calib_packv5_042523_0143.root, FC#2, port C2






B1L001S, U10-ch48 42523_0143.root, FC#2, port C2








B1L001S, U10-ch50 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6

1









B1L001S, U10-ch54 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U10-ch55 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60

70

ampl








B1L001S, U10-ch59 calib_packv5_042523_0143.root, FC#2, port C2

1


0

0





B1L001S, U10-ch60 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U10-ch61 2523_0143.root, FC#2, port C2



B1L001S, U10-ch62 calib_packv5_042523_0143.root, FC#2, port C2






B1L001S, U10-ch64 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U10-ch65 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U10-ch66 42523_0143.root, FC#2, port C2




B1L001S, U10-ch67 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2

0


0




B1L001S, U10-ch68 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B1L001S, U10-ch70 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl






B1L001S, U10-ch73 calib_packv5_042523_0143.root, FC#2, port C2





B1L001S, U10-ch75 calib_packv5_042523_0143.root, FC#2, port C2



B1L001S, U10-ch76 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40

50

60

70

ampl

B1L001S, U10-ch77 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40


50

60


70


ampl


B1L001S, U10-ch78 calib_packv5_042523_0143.root, FC#2, port C2





B1L001S, U10-ch79 calib_packv5_042523_0143.root, FC#2, port C2













B1L001S, U10-ch84 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5 10 20 30 40 50 60 70

ampl







B1L001S, U10-ch87 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2

2

0

0







B1L001S, U10-ch89 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

B1L001S, U10-ch90 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl




B1L001S, U10-ch92 42523_0143.root, FC#2, port C2





B1L001S, U10-ch93 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B1L001S, U10-ch94 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2

2







B1L001S, U10-ch97 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30

40

50

60

70

ampl

