



B1L102S, U9-ch7, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** Mean 21 Std Dev 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


1


0


ampl













































B1L102S, U9-ch9, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch10, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































































































































B1L102S, U9-ch16, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































B1L102S, U9-ch20, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















2




















































































B1L102S, U9-ch25, adc3




























































B1L102S, U9-ch27, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch28, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

















































B1L102S, U9-ch31, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch32, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

























B1L102S, U9-ch34, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











































































































































0

















































2

























0





















0





B1L102S, U9-ch44, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch45, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L102S, U9-ch49, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch50, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































0





























































































































































































B1L102S, U9-ch62, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U9-ch63, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















































































B1L102S, U9-ch67, adc4

















































































0



























































B1L102S, U9-ch73, adc3





























































B1L102S, U9-ch75, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L102S, U9-ch80, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















B1L102S, U9-ch81, adc7 calib_packv5_042523_0143.root, FC#11, port A2


1
















































































































































B1L102S, U9-ch87, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































































































































0

















































B1L102S, U9-ch95, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L102S, U9-ch99, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl
















































































































































































































































































































































































































































































































































B1L102S, U9-ch122, adc3

