




# B0L100S, U26-ch0

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entries	51
Mean	32.65
Std Dev	1.887

Turn on : 16.0131  
Width : 2.085  
Height : 2.000



# B0L100S, U26-ch1

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch2

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch3

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch4

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch5

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch6

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U26-ch7

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch8

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entries	329
Mean	46.89
Std Dev	9.9

Turn on : 31.0526


Width : 2.362

Height : 9.989

Entry

14  
12  
10  
8  
6  
4  
2  
0

ampl



# B0L100S, U26-ch9

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	4
Mean	19.75
Std Dev	11.41

0 10 20 30 40 50 60 70

ampl



# B0L100S, U26-ch10

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch11

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch12

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch13

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch14

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	22
Mean	30
Std Dev	1.044

Turn on : 27.4999

Width : 0.420

Height : 2.000





# B0L100S, U26-ch15

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch16

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	42
Mean	31.79
Std Dev	2.155

Turn on : 25.5271

Width : 2.913

Height : 2.000


Entry



# B0L100S, U26-ch17

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch18

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch19

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	12
Mean	30.5
Std Dev	0.5

Turn on : 20.2728

Width : 1.818

Height : 2.000



# B0L100S, U26-ch20

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch21

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	11
Mean	29.73
Std Dev	2.219

Turn on : 23.8418

Width : 4.207

Height : 2.000



# B0L100S, U26-ch22

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0




# B0L100S, U26-ch23

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	17
Mean	32
Std Dev	0.9701


Turn on : 30.4999  
Width : 0.200  
Height : 2.000



# B0L100S, U26-ch24

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch25

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch26

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch27

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U26-ch28

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	29
Mean	31.34
Std Dev	6.047

Turn on : 16.7144  
Width : 2.100  
Height : 2.000



# B0L100S, U26-ch29

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch30

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry






# B0L100S, U26-ch31

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	17
Mean	31.24
Std Dev	0.8065


Turn on : 17.9931  
Width : 2.526  
Height : 2.000



# B0L100S, U26-ch32

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch33

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch34

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch35

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch36

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch37

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U26-ch38

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entries	50
Mean	32.2
Std Dev	4.972

Turn on : 16.4130  
Width : 2.157  
Height : 2.000

Entry





# B0L100S, U26-ch39

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch40

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch41

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch42

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch43

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch44

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch45

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch46

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	32
Mean	31.5
Std Dev	3.623

Turn on : 19.8298

Width : 1.765

Height : 2.000





# B0L100S, U26-ch47

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch48

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch49

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch50

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	11
Mean	30.18
Std Dev	0.7158

Turn on : 16.5864

Width : 2.363


Height : 2.000



# B0L100S, U26-ch51

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch52

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch53

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch54

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	9
Mean	28
Std Dev	2.16

Turn on : 5.0000

Width : 0.000

Height : 1.000






# B0L100S, U26-ch55

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch56

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch57

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch58

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch59

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch60

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch61

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch62

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U26-ch63

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch64

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch65

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch66

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch67

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch68

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch69

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch70

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	59
Mean	33.46
Std Dev	2.142

Turn on : 16.6930

Width : 2.212

Height : 2.000

Entry





# B0L100S, U26-ch71

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch72

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch73

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch74

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	4
Mean	29.5
Std Dev	0.5

ampl



# B0L100S, U26-ch75

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch76

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch77

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch78

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L100S, U26-ch79

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch80

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch81

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch82

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch83

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	27
Mean	32.37
Std Dev	1.392

Turn on : 21.8788

Width : 1.598

Height : 2.000



# B0L100S, U26-ch84

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch85

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch86

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	28
Mean	30.86
Std Dev	1.187

Turn on : 26.5345

Width : 0.219

Height : 2.000





# B0L100S, U26-ch87

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch88

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch89

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch90

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	6
Mean	29.83
Std Dev	0.3727

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U26-ch91

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch92

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch93

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




# B0L100S, U26-ch94

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	24
Mean	31.5
Std Dev	1.354

Turn on : 17.1132  
Width : 2.431  
Height : 2.000






# B0L100S, U26-ch95

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch96

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch97

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

7

6

5

4

3

2

1

0

Turn on : 19.7061

Width : 2.016

Height : 2.000

Entries	27
Mean	31.15
Std Dev	1.353

0

10

20

30


40

50

60

70


ampl



# B0L100S, U26-ch98

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	3
Mean	25
Std Dev	0

# B0L100S, U26-ch99

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch100

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch101

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch102

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U26-ch103

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U26-ch104

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	20
Mean	28.6
Std Dev	6.606

Turn on : 19.4802  
Width : 2.158  
Height : 2.000



# B0L100S, U26-ch105

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	30
Std Dev	0

ampl



# B0L100S, U26-ch106

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch107

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch108

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch109

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	26
Std Dev	0

0 10 20 30 40 50 60 70

ampl



# B0L100S, U26-ch110

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry






# B0L100S, U26-ch111

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	15
Mean	30.67
Std Dev	1.011

Turn on : 16.0440  
Width : 2.258  
Height : 2.000



# B0L100S, U26-ch112

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch113

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch114

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch115

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch116

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U26-ch117

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch118

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	20
Mean	31.4
Std Dev	1.985

Turn on : 25.8999

Width : 4.232

Height : 2.000





# B0L100S, U26-ch119

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch120

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch121

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U26-ch122

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch123

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch124

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch125

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U26-ch126

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U26-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U26-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

