


B1L001S, U2-ch4, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


















B1L001S, U2-ch5, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B1L001S, U2-ch5, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































B1L001S, U2-ch8, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U2-ch9, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2















B1L001S, U2-ch9, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











































































































































# B1L001S, U2-ch17, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2









































































































































































































































































































































































































































B1L001S, U2-ch41, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















## B1L001S, U2-ch43, adc0 5\_042523\_0143.root, FC#2, port C2





















































# B1L001S, U2-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2


1

0



# B1L001S, U2-ch46, adc0 5 042523 0143.root, FC#2, port C2


















B1L001S, U2-ch46, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

























































# B1L001S, U2-ch49, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2




































































































































































































# B1L001S, U2-ch60, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2































































































































































































B1L001S, U2-ch71, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30


40


50

60

70

ampl


















# B1L001S, U2-ch72, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2


















# B1L001S, U2-ch73, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

1

0




















































# B1L001S, U2-ch76, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2






































# B1L001S, U2-ch78, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2



























































































B1L001S, U2-ch83, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































































































# B1L001S, U2-ch89, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

