





B0L102S, U6-ch7, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** Mean 19 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl






































































B0L102S, U6-ch10, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































































































































































































































B0L102S, U6-ch20, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































0








































































B0L102S, U6-ch25, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






































































B0L102S, U6-ch28, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































































B0L102S, U6-ch31, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Mean


1


0


0
























B0L102S, U6-ch32, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






































































B0L102S, U6-ch35, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B0L102S, U6-ch37, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































0

























2

















































B0L102S, U6-ch44, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U6-ch45, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B0L102S, U6-ch48, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































0












































B0L102S, U6-ch52, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30

40


50


60


70


ampl


20




























































































B0L102S, U6-ch56, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






















B0L102S, U6-ch57, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0
































































































B0L102S, U6-ch63, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

























B0L102S, U6-ch65, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


























































































































































































B0L102S, U6-ch73, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U6-ch74, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U6-ch75, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B0L102S, U6-ch78, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B0L102S, U6-ch79, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20






























































































B0L102S, U6-ch83, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B0L102S, U6-ch87, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B0L102S, U6-ch88, adc7 calib_packv5_042523_0143.root, FC#12, port B1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































2

























B0L102S, U6-ch91, adc7 calib_packv5_042523_0143.root, FC#12, port B1


































































































































































































































































































































































































































































































































































































































































1

