






0

























































































































B1L103S, U5-ch7, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B1L103S, U5-ch13, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
























































































































































































B1L103S, U5-ch21, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20










































































































































B1L103S, U5-ch27, adc7 calib_packv5_042523_0143.root, FC#7, port C2 **Entries** Mean


1


0


0

















































B1L103S, U5-ch29, adc7 calib_packv5_042523_0143.root, FC#7, port C2








































































B1L103S, U5-ch32, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





































































































































































































































































0
































































































B1L103S, U5-ch47, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U5-ch48, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































































































































B1L103S, U5-ch55, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































B1L103S, U5-ch57, adc3





























































































































































B1L103S, U5-ch63, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U5-ch64, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U5-ch66, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U5-ch67, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U5-ch68, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U5-ch69, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L103S, U5-ch73, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































B1L103S, U5-ch77, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































































































































0










































B1L103S, U5-ch85, adc5








B1L103S, U5-ch85, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U5-ch88, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


































B1L103S, U5-ch90, adc3


































B1L103S, U5-ch91, adc7 calib_packv5_042523_0143.root, FC#7, port C2 **Entries** Mean Std Dev


1


0


0







































































B1L103S, U5-ch94, adc7 calib_packv5_042523_0143.root, FC#7, port C2


1

























































































































































































































0























































































































































































































































































































































































































































B1L103S, U5-ch122, adc3

