




# B1L103S, U19-ch0, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	21.67
Std Dev	11.36

Entry




# B1L103S, U19-ch0, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	31.06
Std Dev	12.13

Entry




# B1L103S, U19-ch0, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	39.02
Std Dev	9.952




# B1L103S, U19-ch0, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	47.48
Std Dev	6.603




# B1L103S, U19-ch0, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.16
Std Dev	7.711



# B1L103S, U19-ch0, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	44
Mean	58.05
Std Dev	9.187

ampl




# B1L103S, U19-ch0, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.55
Std Dev	1.725





# B1L103S, U19-ch0, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry




# B1L103S, U19-ch1, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	24.61
Std Dev	11.87

Entry




# B1L103S, U19-ch1, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	33.07
Std Dev	11.51



# B1L103S, U19-ch1, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	73
Mean	42.96
Std Dev	6.183

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch1, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	49.61
Std Dev	3.483




# B1L103S, U19-ch1, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	55.17
Std Dev	7.619




# B1L103S, U19-ch1, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	58.22
Std Dev	10.05



# B1L103S, U19-ch1, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch1, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch2, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	23.9
Std Dev	11.08

Entry

12

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch2, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	30.39
Std Dev	12.65

Entry




# B1L103S, U19-ch2, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	41.46
Std Dev	6.562




# B1L103S, U19-ch2, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.73
Std Dev	3.826




# B1L103S, U19-ch2, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	52.94
Std Dev	7.458




# B1L103S, U19-ch2, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	57.32
Std Dev	9.496




# B1L103S, U19-ch2, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	61.05
Std Dev	1.551





# B1L103S, U19-ch2, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch3, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	89
Mean	24.84
Std Dev	12.46

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch3, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	30.54
Std Dev	14.36




# B1L103S, U19-ch3, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	62
Mean	42.16
Std Dev	8.293



# B1L103S, U19-ch3, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch3, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	55.16
Std Dev	2.937



# B1L103S, U19-ch3, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch3, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch3, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0


ampl

# B1L103S, U19-ch4, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	23.48
Std Dev	9.155




# B1L103S, U19-ch4, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	33.78
Std Dev	3.59




# B1L103S, U19-ch4, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.07
Std Dev	13.22




# B1L103S, U19-ch4, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	44.34
Std Dev	8.5




# B1L103S, U19-ch4, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	52.75
Std Dev	3.43




# B1L103S, U19-ch4, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	56.69
Std Dev	7.783




# B1L103S, U19-ch4, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	61.33
Std Dev	1.7





# B1L103S, U19-ch4, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch5, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	126
Mean	23.45
Std Dev	12.26




# B1L103S, U19-ch5, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	35.84
Std Dev	5.988




# B1L103S, U19-ch5, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	43.35
Std Dev	3.437




# B1L103S, U19-ch5, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	48.19
Std Dev	8.153




# B1L103S, U19-ch5, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	53.75
Std Dev	3.447




# B1L103S, U19-ch5, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	57.97
Std Dev	8.202



# B1L103S, U19-ch5, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch5, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch6, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	88
Mean	23.99
Std Dev	10.78

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch6, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	30.19
Std Dev	13.23




# B1L103S, U19-ch6, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	38.87
Std Dev	10.61




# B1L103S, U19-ch6, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.33
Std Dev	3.298




# B1L103S, U19-ch6, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	54
Std Dev	3.555




# B1L103S, U19-ch6, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	58.96
Std Dev	3.13




# B1L103S, U19-ch6, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	56.71
Std Dev	15.87






# B1L103S, U19-ch6, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	1.111
Std Dev	4.581

# B1L103S, U19-ch7, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	25.32
Std Dev	11.1



# B1L103S, U19-ch7, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	90
Mean	31.33
Std Dev	13.84

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch7, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	54
Mean	43.76
Std Dev	3.266



# B1L103S, U19-ch7, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	76
Mean	50.01
Std Dev	3.378

# B1L103S, U19-ch7, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	56.89
Std Dev	2.979




# B1L103S, U19-ch7, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	60.25
Std Dev	2.222



# B1L103S, U19-ch7, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch7, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch8, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	25.6
Std Dev	6.032




# B1L103S, U19-ch8, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	89
Mean	30.17
Std Dev	10.12



# B1L103S, U19-ch8, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch8, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	47.04
Std Dev	3.766




# B1L103S, U19-ch8, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	52.95
Std Dev	3.788




# B1L103S, U19-ch8, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	58.96
Std Dev	2.622




# B1L103S, U19-ch8, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.18
Std Dev	1.689






# B1L103S, U19-ch8, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4
Std Dev	14.03

Entry




# B1L103S, U19-ch9, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	26.64
Std Dev	9.572



# B1L103S, U19-ch9, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	68
Mean	36.46
Std Dev	5.585

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch9, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	36.85
Std Dev	15.54




# B1L103S, U19-ch9, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	48.05
Std Dev	9.436




# B1L103S, U19-ch9, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	55.15
Std Dev	3.698




# B1L103S, U19-ch9, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	58.74
Std Dev	9.344



# B1L103S, U19-ch9, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch9, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch10, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	79
Mean	25.18
Std Dev	11.57

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch10, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	71
Mean	30.56
Std Dev	13.5

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch10, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	42.24
Std Dev	6.123




# B1L103S, U19-ch10, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	48.51
Std Dev	7.447




# B1L103S, U19-ch10, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.36
Std Dev	3.346




# B1L103S, U19-ch10, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	58.65
Std Dev	8.559



# B1L103S, U19-ch10, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

ampl

Entries	8
Mean	61.25
Std Dev	1.299

0 10 20 30 40 50 60 70



# B1L103S, U19-ch10, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch11, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	92
Mean	28.03
Std Dev	7.456

Entry

10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch11, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.42
Std Dev	2.772




# B1L103S, U19-ch11, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.98
Std Dev	14.61




# B1L103S, U19-ch11, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	47.45
Std Dev	10.7




# B1L103S, U19-ch11, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	55.8
Std Dev	3.295




# B1L103S, U19-ch11, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	58.27
Std Dev	9.607



# B1L103S, U19-ch11, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch11, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch12, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch12, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.25
Std Dev	12.27

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch12, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	61
Mean	42.13
Std Dev	2.796



# B1L103S, U19-ch12, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch12, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	54.5
Std Dev	3.081




# B1L103S, U19-ch12, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	56
Mean	59.66
Std Dev	2.437



# B1L103S, U19-ch12, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch12, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch13, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	82
Mean	27.78
Std Dev	9.042

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch13, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	30.43
Std Dev	13.26



# B1L103S, U19-ch13, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch13, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	82
Mean	49.63
Std Dev	3.701

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch13, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	55.24
Std Dev	7.964




# B1L103S, U19-ch13, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	60.56
Std Dev	1.78



# B1L103S, U19-ch13, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch13, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.263
Std Dev	5.359


Entry



# B1L103S, U19-ch14, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	67
Mean	22.88
Std Dev	12.08




# B1L103S, U19-ch14, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	32.02
Std Dev	11.43




# B1L103S, U19-ch14, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	42.62
Std Dev	3.126




# B1L103S, U19-ch14, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	48.74
Std Dev	3.109




# B1L103S, U19-ch14, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	54.84
Std Dev	3.47




# B1L103S, U19-ch14, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	57.62
Std Dev	9.868




# B1L103S, U19-ch14, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.44
Std Dev	14.22





# B1L103S, U19-ch14, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch15, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	105
Mean	25.06
Std Dev	10.85

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch15, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	33.98
Std Dev	9.079



# B1L103S, U19-ch15, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	42.58
Std Dev	3.324

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch15, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	47.25
Std Dev	9.493



# B1L103S, U19-ch15, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch15, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	59.26
Std Dev	2.762



# B1L103S, U19-ch15, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch15, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry




# B1L103S, U19-ch16, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	25.29
Std Dev	10.19

Entry




# B1L103S, U19-ch16, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	32.86
Std Dev	8.935



# B1L103S, U19-ch16, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	36.26
Std Dev	14.44

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch16, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	48.82
Std Dev	4.257




# B1L103S, U19-ch16, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	53.67
Std Dev	8.33



# B1L103S, U19-ch16, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch16, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch16, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	7.4
Std Dev	19.14


Entry



# B1L103S, U19-ch17, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	24.54
Std Dev	10.46



# B1L103S, U19-ch17, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	31.66
Std Dev	12.63

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch17, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	40.12
Std Dev	9.866




# B1L103S, U19-ch17, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	48.6
Std Dev	3.581




# B1L103S, U19-ch17, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	54.37
Std Dev	3.188



# B1L103S, U19-ch17, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch17, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch17, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	19
Mean	1.105
Std Dev	4.689



# B1L103S, U19-ch18, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	107
Mean	25.59
Std Dev	10.68




# B1L103S, U19-ch18, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	35.39
Std Dev	7.467




# B1L103S, U19-ch18, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	37.88
Std Dev	14.13



# B1L103S, U19-ch18, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	47.46
Std Dev	12.35

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch18, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	56.07
Std Dev	2.923




# B1L103S, U19-ch18, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	59.14
Std Dev	8.785



# B1L103S, U19-ch18, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch18, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch19, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	84
Mean	27.01
Std Dev	9.398




# B1L103S, U19-ch19, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	33.4
Std Dev	9.788



# B1L103S, U19-ch19, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	42.92
Std Dev	5.863

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch19, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	50.11
Std Dev	3.184




# B1L103S, U19-ch19, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.68
Std Dev	7.693




# B1L103S, U19-ch19, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	58.96
Std Dev	9.087



# B1L103S, U19-ch19, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	62.25
Std Dev	0.8292

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch19, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch20, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	23.81
Std Dev	11.37




# B1L103S, U19-ch20, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	33.59
Std Dev	9.305




# B1L103S, U19-ch20, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	42.06
Std Dev	3.824




# B1L103S, U19-ch20, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.91
Std Dev	3.589




# B1L103S, U19-ch20, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	53
Mean	51.34
Std Dev	10.64



# B1L103S, U19-ch20, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch20, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch20, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch21, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	82
Mean	24.89
Std Dev	12.59

ampl




# B1L103S, U19-ch21, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	33.83
Std Dev	8.874




# B1L103S, U19-ch21, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	40
Std Dev	11.64




# B1L103S, U19-ch21, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	49.19
Std Dev	3.379




# B1L103S, U19-ch21, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	55.19
Std Dev	3.138




# B1L103S, U19-ch21, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	58.96
Std Dev	8.659



# B1L103S, U19-ch21, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch21, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.263
Std Dev	5.359


Entry



# B1L103S, U19-ch22, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	24.39
Std Dev	11.08




# B1L103S, U19-ch22, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	30.79
Std Dev	13.33

Entry




# B1L103S, U19-ch22, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	41.79
Std Dev	6.315




# B1L103S, U19-ch22, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	49.03
Std Dev	3.185



# B1L103S, U19-ch22, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	54.53
Std Dev	8.024

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch22, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	58.61
Std Dev	8.664



# B1L103S, U19-ch22, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch22, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch23, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	26.96
Std Dev	8.794




# B1L103S, U19-ch23, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	34.44
Std Dev	9.68

Entry




# B1L103S, U19-ch23, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	43.03
Std Dev	7.826




# B1L103S, U19-ch23, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	47.88
Std Dev	11.7



# B1L103S, U19-ch23, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	51
Mean	56
Std Dev	2.794

# B1L103S, U19-ch23, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	58.98
Std Dev	9.159



# B1L103S, U19-ch23, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	61.2
Std Dev	1.166




# B1L103S, U19-ch23, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.222
Std Dev	5.039


Entry



# B1L103S, U19-ch24, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	24.74
Std Dev	11.34




# B1L103S, U19-ch24, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	35.97
Std Dev	5.558




# B1L103S, U19-ch24, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.49
Std Dev	6.185




# B1L103S, U19-ch24, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.51
Std Dev	9.403




# B1L103S, U19-ch24, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	53.67
Std Dev	2.843




# B1L103S, U19-ch24, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	58.45
Std Dev	7.928




# B1L103S, U19-ch24, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.64
Std Dev	1.967





# B1L103S, U19-ch24, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch25, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	25.27
Std Dev	11.02

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch25, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	94
Mean	33.63
Std Dev	11.49

# B1L103S, U19-ch25, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	39.71
Std Dev	13.38




# B1L103S, U19-ch25, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	50.19
Std Dev	3.203



# B1L103S, U19-ch25, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	64
Mean	55.88
Std Dev	3.243

# B1L103S, U19-ch25, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	58.63
Std Dev	9.935



# B1L103S, U19-ch25, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch25, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch26, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	27.59
Std Dev	7.432

Entry

10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch26, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	32.51
Std Dev	11.2




# B1L103S, U19-ch26, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	37.22
Std Dev	13.54




# B1L103S, U19-ch26, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	48.67
Std Dev	3.377



# B1L103S, U19-ch26, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch26, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	44
Mean	58.43
Std Dev	9.191

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch26, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.55
Std Dev	1.971





# B1L103S, U19-ch26, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch27, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	25.39
Std Dev	10.21




# B1L103S, U19-ch27, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	32.63
Std Dev	11.31




# B1L103S, U19-ch27, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	70
Mean	37.34
Std Dev	14.67



# B1L103S, U19-ch27, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch27, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	56.49
Std Dev	2.969




# B1L103S, U19-ch27, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	58.81
Std Dev	10.16



# B1L103S, U19-ch27, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	62.5
Std Dev	0.7638




# B1L103S, U19-ch27, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry




# B1L103S, U19-ch28, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	27.19
Std Dev	7.514




# B1L103S, U19-ch28, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	35.44
Std Dev	5.246




# B1L103S, U19-ch28, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	65
Mean	37.37
Std Dev	14.25



# B1L103S, U19-ch28, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	66
Mean	48.89
Std Dev	3.016

# B1L103S, U19-ch28, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	55.08
Std Dev	3.378



# B1L103S, U19-ch28, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch28, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch28, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch29, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	29.05
Std Dev	7.1




# B1L103S, U19-ch29, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	35.16
Std Dev	8.805




# B1L103S, U19-ch29, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	39.46
Std Dev	12.85



# B1L103S, U19-ch29, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	50.37
Std Dev	3.517

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch29, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	55.86
Std Dev	9.041




# B1L103S, U19-ch29, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	60.36
Std Dev	1.932



# B1L103S, U19-ch29, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch29, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch30, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	25.64
Std Dev	10.16

Entry




# B1L103S, U19-ch30, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	61
Mean	34.92
Std Dev	3.54



# B1L103S, U19-ch30, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	71
Mean	36.63
Std Dev	13.43

# B1L103S, U19-ch30, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	44.93
Std Dev	12.74




# B1L103S, U19-ch30, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.11
Std Dev	3.919




# B1L103S, U19-ch30, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	59.11
Std Dev	2.688




# B1L103S, U19-ch30, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	56.87
Std Dev	15.35





# B1L103S, U19-ch30, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry



# B1L103S, U19-ch31, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	83
Mean	23.53
Std Dev	11.38

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch31, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	32.05
Std Dev	12.08




# B1L103S, U19-ch31, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	42.91
Std Dev	3.266




# B1L103S, U19-ch31, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.77
Std Dev	6.922




# B1L103S, U19-ch31, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	54.98
Std Dev	3.229




# B1L103S, U19-ch31, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	58.36
Std Dev	8.921




# B1L103S, U19-ch31, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	61.89
Std Dev	1.595





# B1L103S, U19-ch31, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch32, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	21.13
Std Dev	12.36




# B1L103S, U19-ch32, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	94
Mean	32.26
Std Dev	11.07




# B1L103S, U19-ch32, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	40.95
Std Dev	6.849



# B1L103S, U19-ch32, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	48.15
Std Dev	3.307




# B1L103S, U19-ch32, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	54.6
Std Dev	3.001




# B1L103S, U19-ch32, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	59.4
Std Dev	2.411




# B1L103S, U19-ch32, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.88
Std Dev	15





# B1L103S, U19-ch32, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73


Entry



# B1L103S, U19-ch33, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	24.14
Std Dev	11.19



# B1L103S, U19-ch33, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	88
Mean	31.84
Std Dev	11.85

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch33, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	41.89
Std Dev	6.568




# B1L103S, U19-ch33, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	48.75
Std Dev	3.131




# B1L103S, U19-ch33, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	55.2
Std Dev	3.212




# B1L103S, U19-ch33, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	60.08
Std Dev	2.606



# B1L103S, U19-ch33, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch33, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.053
Std Dev	4.466

Entry




# B1L103S, U19-ch34, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	25.68
Std Dev	8.814




# B1L103S, U19-ch34, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	32.03
Std Dev	12.07

Entry




# B1L103S, U19-ch34, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	41.67
Std Dev	3.452




# B1L103S, U19-ch34, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	47.71
Std Dev	3.712




# B1L103S, U19-ch34, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	54.25
Std Dev	3.406




# B1L103S, U19-ch34, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	58.03
Std Dev	8.215



# B1L103S, U19-ch34, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch34, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch35, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	27.01
Std Dev	6.556




# B1L103S, U19-ch35, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	35.35
Std Dev	5.299




# B1L103S, U19-ch35, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	41
Std Dev	8.14




# B1L103S, U19-ch35, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	44.27
Std Dev	15.39




# B1L103S, U19-ch35, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	54.52
Std Dev	3.221




# B1L103S, U19-ch35, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	59.65
Std Dev	2.41



# B1L103S, U19-ch35, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	52.17
Std Dev	23.34



# B1L103S, U19-ch35, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	18
Mean	1.111
Std Dev	4.581

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch36, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	22.23
Std Dev	12.67

Entry




# B1L103S, U19-ch36, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	33.42
Std Dev	10.57




# B1L103S, U19-ch36, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	39.2
Std Dev	12.29




# B1L103S, U19-ch36, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.87
Std Dev	3.329




# B1L103S, U19-ch36, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.15
Std Dev	3.86



# B1L103S, U19-ch36, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	57
Mean	58.05
Std Dev	8.2

ampl


0 10 20 30 40 50 60 70



# B1L103S, U19-ch36, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	11
Mean	55.91
Std Dev	17.74



# B1L103S, U19-ch36, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch37, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	74
Mean	27.24
Std Dev	11.84

# B1L103S, U19-ch37, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	31.64
Std Dev	13.35

Entry




# B1L103S, U19-ch37, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	42.3
Std Dev	9.224




# B1L103S, U19-ch37, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	48.5
Std Dev	8.139




# B1L103S, U19-ch37, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	55.12
Std Dev	7.061




# B1L103S, U19-ch37, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	58.42
Std Dev	10.58



# B1L103S, U19-ch37, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch37, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.444
Std Dev	5.956


Entry



# B1L103S, U19-ch38, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	26.71
Std Dev	8.66




# B1L103S, U19-ch38, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	35.93
Std Dev	3.104




# B1L103S, U19-ch38, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	37.79
Std Dev	13.17




# B1L103S, U19-ch38, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	47.32
Std Dev	9.444




# B1L103S, U19-ch38, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	65
Mean	53.91
Std Dev	7.534



# B1L103S, U19-ch38, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




ampl

# B1L103S, U19-ch38, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	53.88
Std Dev	20.41



# B1L103S, U19-ch38, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84

Entry



# B1L103S, U19-ch39, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	25.35
Std Dev	10.8

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



# B1L103S, U19-ch39, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	64
Mean	31.89
Std Dev	11.49




# B1L103S, U19-ch39, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	41.86
Std Dev	7.645




# B1L103S, U19-ch39, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	49.28
Std Dev	3.27




# B1L103S, U19-ch39, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	54.87
Std Dev	3.166



# B1L103S, U19-ch39, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch39, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch39, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch40, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	27.13
Std Dev	10.04




# B1L103S, U19-ch40, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	33.53
Std Dev	11.94




# B1L103S, U19-ch40, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	40
Std Dev	11.23



# B1L103S, U19-ch40, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	61
Mean	49.08
Std Dev	3.153

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch40, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	54.16
Std Dev	2.524




# B1L103S, U19-ch40, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	58.16
Std Dev	7.909



# B1L103S, U19-ch40, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch40, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch41, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	27.3
Std Dev	8.501




# B1L103S, U19-ch41, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	33.39
Std Dev	9.895




# B1L103S, U19-ch41, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	38.35
Std Dev	12.62




# B1L103S, U19-ch41, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	49.16
Std Dev	6.79




# B1L103S, U19-ch41, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	55.29
Std Dev	3.152




# B1L103S, U19-ch41, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	59.08
Std Dev	8.921



# B1L103S, U19-ch41, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch41, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913

Entry



# B1L103S, U19-ch42, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	89
Mean	26.13
Std Dev	8.45

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch42, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	29.88
Std Dev	13.47

Entry




# B1L103S, U19-ch42, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	39.77
Std Dev	10.25




# B1L103S, U19-ch42, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.78
Std Dev	3.229



# B1L103S, U19-ch42, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	67
Mean	54.63
Std Dev	3.536

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch42, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch42, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch42, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry




# B1L103S, U19-ch43, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	25.03
Std Dev	9.825




# B1L103S, U19-ch43, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	33.71
Std Dev	6.67




# B1L103S, U19-ch43, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	36.77
Std Dev	13.63

Entry




# B1L103S, U19-ch43, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	47.25
Std Dev	6.85




# B1L103S, U19-ch43, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.42
Std Dev	2.944




# B1L103S, U19-ch43, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	58.77
Std Dev	2.443




# B1L103S, U19-ch43, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.67
Std Dev	14.28





# B1L103S, U19-ch43, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch44, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	71
Mean	24.69
Std Dev	10.56

Entry




# B1L103S, U19-ch44, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	29.48
Std Dev	12.5



# B1L103S, U19-ch44, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	86
Mean	37.84
Std Dev	11.09

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch44, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.62
Std Dev	3.441




# B1L103S, U19-ch44, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	53.84
Std Dev	3.566



# B1L103S, U19-ch44, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	44
Mean	59.05
Std Dev	2.705

# B1L103S, U19-ch44, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58
Std Dev	12.81






# B1L103S, U19-ch44, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	0.9474
Std Dev	4.019

Entry




# B1L103S, U19-ch45, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	23.68
Std Dev	12.42

Entry




# B1L103S, U19-ch45, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	90
Mean	33.69
Std Dev	11.22




# B1L103S, U19-ch45, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	43.57
Std Dev	2.763




# B1L103S, U19-ch45, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	48.65
Std Dev	7.03




# B1L103S, U19-ch45, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	55.75
Std Dev	3.475




# B1L103S, U19-ch45, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	58.68
Std Dev	9.954



# B1L103S, U19-ch45, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch45, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch46, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	84
Mean	23.83
Std Dev	11.59

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch46, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	75
Mean	30.15
Std Dev	13.52




# B1L103S, U19-ch46, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	39.64
Std Dev	10.27




# B1L103S, U19-ch46, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	49.28
Std Dev	3.753



# B1L103S, U19-ch46, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	54.97
Std Dev	3.404

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch46, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch46, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch46, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



# B1L103S, U19-ch47, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	25.06
Std Dev	10.03

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch47, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	33.42
Std Dev	9.725




# B1L103S, U19-ch47, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	37.23
Std Dev	14.69




# B1L103S, U19-ch47, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	49.05
Std Dev	3.997




# B1L103S, U19-ch47, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	54.68
Std Dev	3.527




# B1L103S, U19-ch47, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	57.98
Std Dev	9.169




# B1L103S, U19-ch47, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	62.3
Std Dev	1.005






# B1L103S, U19-ch47, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	2.95
Std Dev	12.86

Entry




# B1L103S, U19-ch48, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	23.13
Std Dev	10.08

Entry



# B1L103S, U19-ch48, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	31.09
Std Dev	11.07

Entry

10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch48, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	40.73
Std Dev	8.115




# B1L103S, U19-ch48, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	47.56
Std Dev	3.238




# B1L103S, U19-ch48, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	66
Mean	53.44
Std Dev	3.521



# B1L103S, U19-ch48, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	56
Mean	59.27
Std Dev	2.844

# B1L103S, U19-ch48, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch48, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch49, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	83
Mean	26.7
Std Dev	9.222



# B1L103S, U19-ch49, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	35.01
Std Dev	9.582




# B1L103S, U19-ch49, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	61
Mean	36.56
Std Dev	16.43

Entry




# B1L103S, U19-ch49, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	67
Mean	49.21
Std Dev	3.348



# B1L103S, U19-ch49, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch49, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch49, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch49, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913



# B1L103S, U19-ch50, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	26.18
Std Dev	8.255

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch50, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	35.35
Std Dev	5.494




# B1L103S, U19-ch50, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	37.86
Std Dev	12.98




# B1L103S, U19-ch50, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	43.85
Std Dev	13.37




# B1L103S, U19-ch50, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.25
Std Dev	3.409




# B1L103S, U19-ch50, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	57.34
Std Dev	9.09




# B1L103S, U19-ch50, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	61.14
Std Dev	1.914





# B1L103S, U19-ch50, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry




# B1L103S, U19-ch51, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	24.8
Std Dev	10.23




# B1L103S, U19-ch51, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	80
Mean	32.5
Std Dev	10.66



# B1L103S, U19-ch51, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	72
Mean	37
Std Dev	14.43

# B1L103S, U19-ch51, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	49.67
Std Dev	3.706




# B1L103S, U19-ch51, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	55
Std Dev	3.21



# B1L103S, U19-ch51, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch51, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	61.6
Std Dev	1.497



# B1L103S, U19-ch51, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry




# B1L103S, U19-ch52, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	25.53
Std Dev	9.303




# B1L103S, U19-ch52, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	35.35
Std Dev	3.373




# B1L103S, U19-ch52, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	38.85
Std Dev	10.75




# B1L103S, U19-ch52, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	41.6
Std Dev	15.91

Entry




# B1L103S, U19-ch52, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	59
Mean	53.95
Std Dev	2.807

Entry




# B1L103S, U19-ch52, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	57.72
Std Dev	8.438




# B1L103S, U19-ch52, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	61.88
Std Dev	1.364





# B1L103S, U19-ch52, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch53, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	24.11
Std Dev	10.68


Entry



# B1L103S, U19-ch53, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	29.75
Std Dev	13.06




# B1L103S, U19-ch53, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	39.83
Std Dev	9.62




# B1L103S, U19-ch53, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	48.04
Std Dev	3.503




# B1L103S, U19-ch53, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	53.67
Std Dev	3.813



# B1L103S, U19-ch53, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	56
Mean	58.71
Std Dev	2.82

# B1L103S, U19-ch53, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.62
Std Dev	14.93





# B1L103S, U19-ch53, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch54, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	66
Mean	23.29
Std Dev	10.26

Entry




# B1L103S, U19-ch54, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	75
Mean	31.95
Std Dev	8.376



# B1L103S, U19-ch54, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch54, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	45.42
Std Dev	10.14




# B1L103S, U19-ch54, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	52.98
Std Dev	3.71




# B1L103S, U19-ch54, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	57.63
Std Dev	8.095




# B1L103S, U19-ch54, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	61.17
Std Dev	1.28






# B1L103S, U19-ch54, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	8.5
Std Dev	21.39

Entry



# B1L103S, U19-ch55, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	24.62
Std Dev	11.45

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0

10

20

30

40

50

60


70

# B1L103S, U19-ch55, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	35.42
Std Dev	8.985




# B1L103S, U19-ch55, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	35.65
Std Dev	16.75



# B1L103S, U19-ch55, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	49.01
Std Dev	6.615

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



# B1L103S, U19-ch55, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	64
Mean	56.55
Std Dev	3.206

# B1L103S, U19-ch55, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	31
Mean	59.29
Std Dev	10.91

ampl


0 10 20 30 40 50 60 70



# B1L103S, U19-ch55, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch55, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch56, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	112
Mean	24.16
Std Dev	12.18




# B1L103S, U19-ch56, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	36.74
Std Dev	5.809



# B1L103S, U19-ch56, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	36.61
Std Dev	15.94

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch56, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	48.51
Std Dev	8.78




# B1L103S, U19-ch56, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	55.52
Std Dev	7.977




# B1L103S, U19-ch56, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	60.03
Std Dev	2.793



# B1L103S, U19-ch56, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	61.29
Std Dev	1.485

ampl

0 10 20 30 40 50 60 70



# B1L103S, U19-ch56, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch57, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	26.29
Std Dev	10.08

Entry




# B1L103S, U19-ch57, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	31.88
Std Dev	13.69

Entry




# B1L103S, U19-ch57, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	42.45
Std Dev	6.798




# B1L103S, U19-ch57, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	50.01
Std Dev	3.832




# B1L103S, U19-ch57, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	56.63
Std Dev	3.403



# B1L103S, U19-ch57, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch57, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch57, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch58, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	23.67
Std Dev	9.527

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch58, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	30.59
Std Dev	11.37




# B1L103S, U19-ch58, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	36.65
Std Dev	11.99



# B1L103S, U19-ch58, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	78
Mean	46.81
Std Dev	3.701

# B1L103S, U19-ch58, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	52.92
Std Dev	2.869




# B1L103S, U19-ch58, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	57.67
Std Dev	3.239




# B1L103S, U19-ch58, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.45
Std Dev	12.84





# B1L103S, U19-ch58, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry




# B1L103S, U19-ch59, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	25.57
Std Dev	10.07




# B1L103S, U19-ch59, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	35.09
Std Dev	5.521




# B1L103S, U19-ch59, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	41.31
Std Dev	3.374



# B1L103S, U19-ch59, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	100
Mean	42.15
Std Dev	15.96




# B1L103S, U19-ch59, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	53.89
Std Dev	10.37




# B1L103S, U19-ch59, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	58.68
Std Dev	8.983



# B1L103S, U19-ch59, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch59, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch60, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	97
Mean	22.31
Std Dev	10.86

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch60, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	35.07
Std Dev	3.481




# B1L103S, U19-ch60, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	36.97
Std Dev	14.61

Entry




# B1L103S, U19-ch60, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	44.94
Std Dev	13.3




# B1L103S, U19-ch60, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	54
Mean	53.09
Std Dev	3.85



# B1L103S, U19-ch60, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch60, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	58.18
Std Dev	14.61






# B1L103S, U19-ch60, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.714
Std Dev	17.62




# B1L103S, U19-ch61, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	27.19
Std Dev	9.121




# B1L103S, U19-ch61, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	36.59
Std Dev	5.352



# B1L103S, U19-ch61, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2


0

Entries 64

Mean 36.3

Std Dev 16.77

ampl




# B1L103S, U19-ch61, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	48.18
Std Dev	10.25




# B1L103S, U19-ch61, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	56.16
Std Dev	3.432




# B1L103S, U19-ch61, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	60.15
Std Dev	2.333



# B1L103S, U19-ch61, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch61, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch62, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	23.61
Std Dev	10.66

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch62, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	72
Mean	34.62
Std Dev	5.197



# B1L103S, U19-ch62, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	39.17
Std Dev	10.85




# B1L103S, U19-ch62, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.81
Std Dev	16.82




# B1L103S, U19-ch62, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	64
Mean	54.5
Std Dev	4.054



# B1L103S, U19-ch62, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch62, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	62.1
Std Dev	0.7





# B1L103S, U19-ch62, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry




# B1L103S, U19-ch63, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	69
Mean	25.71
Std Dev	7.145



# B1L103S, U19-ch63, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	31.37
Std Dev	10.46




# B1L103S, U19-ch63, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	40.21
Std Dev	8.472




# B1L103S, U19-ch63, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	68
Mean	47.32
Std Dev	3.376



# B1L103S, U19-ch63, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch63, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	58.18
Std Dev	9.122



# B1L103S, U19-ch63, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch63, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry



# B1L103S, U19-ch64, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	60
Mean	22.05
Std Dev	10.75

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U19-ch64, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	30.97
Std Dev	10.61

Entry




# B1L103S, U19-ch64, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	34.26
Std Dev	14.9



# B1L103S, U19-ch64, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch64, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53
Std Dev	3.944




# B1L103S, U19-ch64, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	58.31
Std Dev	2.905




# B1L103S, U19-ch64, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	24
Mean	58.71
Std Dev	12.31






# B1L103S, U19-ch64, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.1
Std Dev	13.98

Entry




# B1L103S, U19-ch65, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	28.4
Std Dev	7.24



# B1L103S, U19-ch65, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	63
Mean	32.1
Std Dev	10.83

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch65, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	39.9
Std Dev	10.77

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch65, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	64
Mean	49.16
Std Dev	3.585



# B1L103S, U19-ch65, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch65, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	58.45
Std Dev	9.432




# B1L103S, U19-ch65, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	55.9
Std Dev	18.66






# B1L103S, U19-ch65, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689

Entry



# B1L103S, U19-ch66, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	99
Mean	23.65
Std Dev	10.55

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch66, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.66
Std Dev	3.584




# B1L103S, U19-ch66, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	36.73
Std Dev	13.47



# B1L103S, U19-ch66, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	42.57
Std Dev	15.12




# B1L103S, U19-ch66, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	54.81
Std Dev	3.553




# B1L103S, U19-ch66, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	57.05
Std Dev	9.69




# B1L103S, U19-ch66, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	19
Mean	61.53
Std Dev	1.23





# B1L103S, U19-ch66, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch67, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	22.07
Std Dev	13.86




# B1L103S, U19-ch67, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	34.74
Std Dev	7.251



# B1L103S, U19-ch67, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	36.39
Std Dev	15.38




# B1L103S, U19-ch67, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	50.2
Std Dev	3.892




# B1L103S, U19-ch67, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	53
Mean	56.25
Std Dev	3.453



# B1L103S, U19-ch67, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch67, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch67, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch68, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	20.92
Std Dev	13.08




# B1L103S, U19-ch68, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	32.7
Std Dev	10.29



# B1L103S, U19-ch68, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	33.45
Std Dev	15.77

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch68, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	47.61
Std Dev	3.431




# B1L103S, U19-ch68, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	53.42
Std Dev	3.846



# B1L103S, U19-ch68, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

Entries 54

Mean 57.89

Std Dev 8.399

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch68, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	62.09
Std Dev	0.9






# B1L103S, U19-ch68, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73




# B1L103S, U19-ch69, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	24.8
Std Dev	9.3




# B1L103S, U19-ch69, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	30.74
Std Dev	11.86




# B1L103S, U19-ch69, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.77
Std Dev	8.84




# B1L103S, U19-ch69, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.37
Std Dev	3.281




# B1L103S, U19-ch69, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	54.24
Std Dev	3.412




# B1L103S, U19-ch69, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	58
Mean	58.26
Std Dev	8.205



# B1L103S, U19-ch69, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch69, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry




# B1L103S, U19-ch70, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	22.07
Std Dev	12.03

Entry




# B1L103S, U19-ch70, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	75
Mean	34.96
Std Dev	4.225




# B1L103S, U19-ch70, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	35.57
Std Dev	14.43




# B1L103S, U19-ch70, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	43.21
Std Dev	15.03




# B1L103S, U19-ch70, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53.25
Std Dev	3.746




# B1L103S, U19-ch70, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	59.04
Std Dev	2.897




# B1L103S, U19-ch70, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.33
Std Dev	15.39





# B1L103S, U19-ch70, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry




# B1L103S, U19-ch71, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	27.96
Std Dev	8.02




# B1L103S, U19-ch71, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	37
Std Dev	3.719




# B1L103S, U19-ch71, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	37.19
Std Dev	15.67




# B1L103S, U19-ch71, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	46.05
Std Dev	12.47




# B1L103S, U19-ch71, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	55.07
Std Dev	2.996



# B1L103S, U19-ch71, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch71, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch71, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	18
Mean	0
Std Dev	0


ampl

# B1L103S, U19-ch72, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	25.77
Std Dev	8.009




# B1L103S, U19-ch72, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	32.92
Std Dev	3.54




# B1L103S, U19-ch72, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	34.23
Std Dev	13.87

Entry




# B1L103S, U19-ch72, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	46.22
Std Dev	3.136




# B1L103S, U19-ch72, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	51.77
Std Dev	3.451




# B1L103S, U19-ch72, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	56.8
Std Dev	7.936




# B1L103S, U19-ch72, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	61.08
Std Dev	1.598






# B1L103S, U19-ch72, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.211
Std Dev	13.62


Entry



# B1L103S, U19-ch73, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	100
Mean	22.55
Std Dev	13.34




# B1L103S, U19-ch73, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	84
Mean	33.46
Std Dev	12.9


Entry



# B1L103S, U19-ch73, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	52
Mean	43.27
Std Dev	2.949

# B1L103S, U19-ch73, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	49.13
Std Dev	7.182




# B1L103S, U19-ch73, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	55.07
Std Dev	8.059




# B1L103S, U19-ch73, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	60
Std Dev	2.316



# B1L103S, U19-ch73, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch73, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1.158
Std Dev	4.913


Entry



# B1L103S, U19-ch74, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	108
Mean	19.05
Std Dev	10.24



# B1L103S, U19-ch74, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	85
Mean	32.46
Std Dev	3.858

Entry

10  
8  
6  
4  
2  
0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch74, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	31.86
Std Dev	15.15




# B1L103S, U19-ch74, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	87
Mean	40.86
Std Dev	13.48




# B1L103S, U19-ch74, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	55
Mean	51.22
Std Dev	3.206



# B1L103S, U19-ch74, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	59
Mean	57.34
Std Dev	3.029

# B1L103S, U19-ch74, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	58.6
Std Dev	11.02






# B1L103S, U19-ch74, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	23
Mean	10.7
Std Dev	23.34


Entry



# B1L103S, U19-ch75, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	73
Mean	22.44
Std Dev	10.31



# B1L103S, U19-ch75, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	34.21
Std Dev	3.823



# B1L103S, U19-ch75, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	36.35
Std Dev	14.73

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch75, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	46.82
Std Dev	10.69




# B1L103S, U19-ch75, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	54.2
Std Dev	3.118




# B1L103S, U19-ch75, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	59.07
Std Dev	2.821



# B1L103S, U19-ch75, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch75, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry




# B1L103S, U19-ch76, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	22.99
Std Dev	9.339




# B1L103S, U19-ch76, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	32.72
Std Dev	3.592




# B1L103S, U19-ch76, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	35.67
Std Dev	11.37



# B1L103S, U19-ch76, adc3


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	74
Mean	44.12
Std Dev	11.14

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70  
ampl




# B1L103S, U19-ch76, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	51.82
Std Dev	7.95



# B1L103S, U19-ch76, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

7

6

5

4

3

2

1

0

0

10

20

30

40

50

60

70

ampl

Entries

54

Mean

57.26

Std Dev

3.502

2

1

0

0

1

2

1

0

0

1

2

1


0

# B1L103S, U19-ch76, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	58.74
Std Dev	10.93





# B1L103S, U19-ch76, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



# B1L103S, U19-ch77, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	80
Mean	27.93
Std Dev	7.254

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch77, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	35.72
Std Dev	5.514




# B1L103S, U19-ch77, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.13
Std Dev	6.071




# B1L103S, U19-ch77, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	45.58
Std Dev	13.5




# B1L103S, U19-ch77, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	53.45
Std Dev	7.598




# B1L103S, U19-ch77, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	57.41
Std Dev	9.188




# B1L103S, U19-ch77, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	61.94
Std Dev	1.026





# B1L103S, U19-ch77, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	18
Mean	1.111
Std Dev	4.581

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch78, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	20.98
Std Dev	13.32




# B1L103S, U19-ch78, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	31.87
Std Dev	10.36




# B1L103S, U19-ch78, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	38.83
Std Dev	9.802




# B1L103S, U19-ch78, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	40.84
Std Dev	16.14




# B1L103S, U19-ch78, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	52.85
Std Dev	7.18




# B1L103S, U19-ch78, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	57.68
Std Dev	9.588




# B1L103S, U19-ch78, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	60.76
Std Dev	2.263






# B1L103S, U19-ch78, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.762
Std Dev	17.77



# B1L103S, U19-ch79, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	100
Mean	23.02
Std Dev	12.05

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch79, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	34.33
Std Dev	5.538




# B1L103S, U19-ch79, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	35.54
Std Dev	14.86

Entry




# B1L103S, U19-ch79, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	44.07
Std Dev	12.11




# B1L103S, U19-ch79, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	53.18
Std Dev	3.566




# B1L103S, U19-ch79, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	58.59
Std Dev	2.825




# B1L103S, U19-ch79, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.87
Std Dev	12.61





# B1L103S, U19-ch79, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch80, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	89
Mean	23.84
Std Dev	10.9

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch80, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	32.11
Std Dev	10.34




# B1L103S, U19-ch80, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	36.01
Std Dev	14.03




# B1L103S, U19-ch80, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	45.93
Std Dev	10.51




# B1L103S, U19-ch80, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	53.67
Std Dev	3.427



# B1L103S, U19-ch80, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	58
Mean	58.76
Std Dev	3.207

ampl




# B1L103S, U19-ch80, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	56.64
Std Dev	15.88





# B1L103S, U19-ch80, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch81, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	24.52
Std Dev	10.39

Entry




# B1L103S, U19-ch81, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	35.55
Std Dev	7.031



# B1L103S, U19-ch81, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2


0

Entries 69

Mean 35.22

Std Dev 15.69

ampl



# B1L103S, U19-ch81, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	77
Mean	47.22
Std Dev	10.09

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch81, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	54.46
Std Dev	8.123




# B1L103S, U19-ch81, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	59.73
Std Dev	2.903



# B1L103S, U19-ch81, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch81, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry



# B1L103S, U19-ch82, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	102
Mean	14.01
Std Dev	12.92

Entry

45  
40  
35  
30  
25  
20  
15  
10  
5  
0


ampl



# B1L103S, U19-ch82, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	95
Mean	28.25
Std Dev	12.68




# B1L103S, U19-ch82, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	38.05
Std Dev	10.17




# B1L103S, U19-ch82, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	40.67
Std Dev	16.31




# B1L103S, U19-ch82, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	50.27
Std Dev	10.32




# B1L103S, U19-ch82, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	55.14
Std Dev	11.86




# B1L103S, U19-ch82, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	20
Mean	58.25
Std Dev	12.98






# B1L103S, U19-ch82, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	22
Mean	5.909
Std Dev	18.06

Entry



# B1L103S, U19-ch83, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	81
Mean	22.99
Std Dev	11.35

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch83, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.08
Std Dev	12.74




# B1L103S, U19-ch83, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	42.51
Std Dev	4.031




# B1L103S, U19-ch83, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	48.27
Std Dev	6.836




# B1L103S, U19-ch83, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	53.81
Std Dev	3.149




# B1L103S, U19-ch83, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	61
Mean	58.13
Std Dev	8.03



# B1L103S, U19-ch83, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	61.9
Std Dev	1.044



# B1L103S, U19-ch83, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch84, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	96
Mean	19.91
Std Dev	12.51

Entry

25  
20  
15  
10  
5  
0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch84, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	31.28
Std Dev	7.658




# B1L103S, U19-ch84, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	34.92
Std Dev	12.31




# B1L103S, U19-ch84, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	38.38
Std Dev	15.79

Entry




# B1L103S, U19-ch84, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	51.73
Std Dev	3.536




# B1L103S, U19-ch84, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	57.9
Std Dev	3.108




# B1L103S, U19-ch84, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	58.76
Std Dev	11.23






# B1L103S, U19-ch84, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6.667
Std Dev	18.16


Entry



# B1L103S, U19-ch85, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	113
Mean	23.27
Std Dev	11.4




# B1L103S, U19-ch85, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	33.63
Std Dev	6.062



# B1L103S, U19-ch85, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	35.42
Std Dev	14.66

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch85, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	56
Mean	43.89
Std Dev	12.55



# B1L103S, U19-ch85, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch85, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	53
Mean	57.72
Std Dev	8.513



# B1L103S, U19-ch85, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	15
Mean	61.8
Std Dev	1.47



# B1L103S, U19-ch85, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	18
Mean	0
Std Dev	0

# B1L103S, U19-ch86, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	104
Mean	21.23
Std Dev	11.52

Entry

22  
20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch86, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	31.71
Std Dev	8



# B1L103S, U19-ch86, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	95
Mean	34.12
Std Dev	15.74

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch86, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	50
Mean	45.46
Std Dev	7.708



# B1L103S, U19-ch86, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U19-ch86, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	59
Mean	57.8
Std Dev	3.704

# B1L103S, U19-ch86, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch86, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84


Entry



# B1L103S, U19-ch87, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	101
Mean	22.02
Std Dev	11.5




# B1L103S, U19-ch87, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	33.93
Std Dev	5.357




# B1L103S, U19-ch87, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	36.5
Std Dev	13.87




# B1L103S, U19-ch87, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	43.03
Std Dev	15.15




# B1L103S, U19-ch87, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.23
Std Dev	3.456




# B1L103S, U19-ch87, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	62
Mean	58.95
Std Dev	2.997



# B1L103S, U19-ch87, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch87, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	21
Mean	3
Std Dev	13.42


ampl

0 10 20 30 40 50 60 70

# B1L103S, U19-ch88, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	20.68
Std Dev	9.942




# B1L103S, U19-ch88, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	30.03
Std Dev	7.348



# B1L103S, U19-ch88, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12

10

8

6

4

2

0

0

10

20

30

40


50

60

70

ampl

Entries	74
Mean	31.26
Std Dev	14.83




# B1L103S, U19-ch88, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	78
Mean	42.79
Std Dev	9.306




# B1L103S, U19-ch88, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	50
Mean	50.6
Std Dev	3.365



# B1L103S, U19-ch88, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch88, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	58.57
Std Dev	10.05






# B1L103S, U19-ch88, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	25
Mean	15.44
Std Dev	26.17

Entry



# B1L103S, U19-ch89, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	90
Mean	23.47
Std Dev	10.65

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch89, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	34.27
Std Dev	5.333




# B1L103S, U19-ch89, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	76
Mean	34.87
Std Dev	15.43

Entry




# B1L103S, U19-ch89, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	46.56
Std Dev	8.497




# B1L103S, U19-ch89, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	54.45
Std Dev	3.051



# B1L103S, U19-ch89, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch89, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	62.5
Std Dev	0.7071






# B1L103S, U19-ch89, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3
Std Dev	13.08

Entry




# B1L103S, U19-ch90, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	20.68
Std Dev	11.48

Entry




# B1L103S, U19-ch90, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	32.86
Std Dev	3.674



# B1L103S, U19-ch90, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	86
Mean	35.03
Std Dev	13.82

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch90, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	45.88
Std Dev	8.72




# B1L103S, U19-ch90, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	51
Mean	52.73
Std Dev	3.224



# B1L103S, U19-ch90, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch90, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.61
Std Dev	12.64






# B1L103S, U19-ch90, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	20
Mean	3.1
Std Dev	13.51



# B1L103S, U19-ch91, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	61
Mean	22.13
Std Dev	12.31




# B1L103S, U19-ch91, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	32.7
Std Dev	9.897




# B1L103S, U19-ch91, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	84
Mean	37.46
Std Dev	13.51




# B1L103S, U19-ch91, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	55
Mean	48.71
Std Dev	3.652



# B1L103S, U19-ch91, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U19-ch91, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U19-ch91, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	62
Std Dev	0.8452






# B1L103S, U19-ch91, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.15
Std Dev	14.04


Entry



# B1L103S, U19-ch92, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	21.11
Std Dev	9.929




# B1L103S, U19-ch92, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	31.42
Std Dev	6.226




# B1L103S, U19-ch92, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	35.52
Std Dev	13.17




# B1L103S, U19-ch92, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	41.95
Std Dev	12




# B1L103S, U19-ch92, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	51.04
Std Dev	3.258




# B1L103S, U19-ch92, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	57.17
Std Dev	3.312




# B1L103S, U19-ch92, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	57.85
Std Dev	11.63






# B1L103S, U19-ch92, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	25
Mean	14.8
Std Dev	26.34


Entry



# B1L103S, U19-ch93, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	86
Mean	23.47
Std Dev	11.62



# B1L103S, U19-ch93, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	31.28
Std Dev	12.93




# B1L103S, U19-ch93, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	83
Mean	39.66
Std Dev	11.63




# B1L103S, U19-ch93, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	47.72
Std Dev	7.652




# B1L103S, U19-ch93, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	56
Mean	54.52
Std Dev	3.449



# B1L103S, U19-ch93, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch93, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	60.6
Std Dev	1.625

0 10 20 30 40 50 60 70

ampl





# B1L103S, U19-ch93, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch94, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	22.25
Std Dev	11.09



# B1L103S, U19-ch94, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	30.58
Std Dev	11.72

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch94, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	37.62
Std Dev	12.99




# B1L103S, U19-ch94, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	47.5
Std Dev	3.648




# B1L103S, U19-ch94, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.59
Std Dev	3.363




# B1L103S, U19-ch94, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	57.67
Std Dev	8.768



# B1L103S, U19-ch94, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch94, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.905
Std Dev	18.2

Entry




# B1L103S, U19-ch95, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	21.93
Std Dev	11.45

Entry




# B1L103S, U19-ch95, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	68
Mean	34.19
Std Dev	6.903



# B1L103S, U19-ch95, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	32.93
Std Dev	16.07




# B1L103S, U19-ch95, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	46.31
Std Dev	8.55




# B1L103S, U19-ch95, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	52.46
Std Dev	3.758



# B1L103S, U19-ch95, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	71
Mean	58.77
Std Dev	3.1

# B1L103S, U19-ch95, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch95, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch96, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	111
Mean	16.5
Std Dev	13.35




# B1L103S, U19-ch96, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	30.48
Std Dev	9.588




# B1L103S, U19-ch96, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.47
Std Dev	6.279




# B1L103S, U19-ch96, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	42.23
Std Dev	13.44




# B1L103S, U19-ch96, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	51.89
Std Dev	3.764




# B1L103S, U19-ch96, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	57.64
Std Dev	2.715




# B1L103S, U19-ch96, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.77
Std Dev	12.89






# B1L103S, U19-ch96, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	24
Mean	12.92
Std Dev	25.18


Entry



# B1L103S, U19-ch97, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	20.89
Std Dev	12.25




# B1L103S, U19-ch97, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	32.79
Std Dev	10.02

Entry




# B1L103S, U19-ch97, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	36.56
Std Dev	15.1




# B1L103S, U19-ch97, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	47.21
Std Dev	7.149




# B1L103S, U19-ch97, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	59
Mean	54.27
Std Dev	3.718



# B1L103S, U19-ch97, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch97, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch97, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	21
Mean	3
Std Dev	13.42


ampl

0 10 20 30 40 50 60 70

# B1L103S, U19-ch98, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	23.99
Std Dev	11.75




# B1L103S, U19-ch98, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	33.12
Std Dev	9.523




# B1L103S, U19-ch98, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	35.9
Std Dev	14.08




# B1L103S, U19-ch98, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	72
Mean	46.97
Std Dev	7.603




# B1L103S, U19-ch98, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.47
Std Dev	3.701




# B1L103S, U19-ch98, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	50
Mean	58.32
Std Dev	8.684



# B1L103S, U19-ch98, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch98, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	4.619
Std Dev	9.614

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch99, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	83
Mean	22.93
Std Dev	11.65

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U19-ch99, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	34.81
Std Dev	8.544




# B1L103S, U19-ch99, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	36.97
Std Dev	15.5




# B1L103S, U19-ch99, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	74
Mean	48.07
Std Dev	8.754



# B1L103S, U19-ch99, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2




# B1L103S, U19-ch99, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	59.91
Std Dev	2.272




# B1L103S, U19-ch99, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.64
Std Dev	1.823





# B1L103S, U19-ch99, adc7


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0


ampl



# B1L103S, U19-ch100, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	116
Mean	18.94
Std Dev	11.98




# B1L103S, U19-ch100, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	76
Mean	29.34
Std Dev	12.05

Entry




# B1L103S, U19-ch100, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	36.81
Std Dev	11.03




# B1L103S, U19-ch100, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	46.52
Std Dev	3.621




# B1L103S, U19-ch100, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53.14
Std Dev	3.821




# B1L103S, U19-ch100, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	57.19
Std Dev	8.235




# B1L103S, U19-ch100, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.2
Std Dev	1.796





# B1L103S, U19-ch100, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	5.952
Std Dev	18.35


Entry



# B1L103S, U19-ch101, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	99
Mean	21.95
Std Dev	12.19




# B1L103S, U19-ch101, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	32.58
Std Dev	8.352



# B1L103S, U19-ch101, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	35.42
Std Dev	14.68

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch101, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	45
Std Dev	9.262




# B1L103S, U19-ch101, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	53.18
Std Dev	3.628




# B1L103S, U19-ch101, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	63
Mean	57.51
Std Dev	8.008



# B1L103S, U19-ch101, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch101, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07


Entry



# B1L103S, U19-ch102, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	77
Mean	18.91
Std Dev	13.41



# B1L103S, U19-ch102, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	84
Mean	30.5
Std Dev	11.27

# B1L103S, U19-ch102, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	40.08
Std Dev	6.668




# B1L103S, U19-ch102, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	93
Mean	44.2
Std Dev	12.3




# B1L103S, U19-ch102, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	54.25
Std Dev	3.311




# B1L103S, U19-ch102, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	58.67
Std Dev	3.295



# B1L103S, U19-ch102, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch102, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch103, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	23.16
Std Dev	10.45

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch103, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	32.23
Std Dev	9.013



# B1L103S, U19-ch103, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	81
Mean	37.58
Std Dev	12.89

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch103, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	48.43
Std Dev	3.058




# B1L103S, U19-ch103, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.92
Std Dev	2.928




# B1L103S, U19-ch103, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	59
Std Dev	2.836




# B1L103S, U19-ch103, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	14
Mean	61.29
Std Dev	1.868






# B1L103S, U19-ch103, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	22
Mean	2.864
Std Dev	13.12



# B1L103S, U19-ch104, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	22.76
Std Dev	10.33




# B1L103S, U19-ch104, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	91
Mean	31.92
Std Dev	9.974




# B1L103S, U19-ch104, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	36.42
Std Dev	12.66




# B1L103S, U19-ch104, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	45.98
Std Dev	8.31




# B1L103S, U19-ch104, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	53.07
Std Dev	3.036




# B1L103S, U19-ch104, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	57.84
Std Dev	3.427




# B1L103S, U19-ch104, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.09
Std Dev	12.81






# B1L103S, U19-ch104, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	22
Mean	8.5
Std Dev	21.39



# B1L103S, U19-ch105, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	23.41
Std Dev	11.42




# B1L103S, U19-ch105, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	31.51
Std Dev	10.96



# B1L103S, U19-ch105, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	35.7
Std Dev	14.5

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch105, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	46.58
Std Dev	6.907




# B1L103S, U19-ch105, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	53.94
Std Dev	3.344




# B1L103S, U19-ch105, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	58.07
Std Dev	8.945




# B1L103S, U19-ch105, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	61.5
Std Dev	1.837





# B1L103S, U19-ch105, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	18
Mean	1.167
Std Dev	4.81

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0


ampl

0 10 20 30 40 50 60 70

# B1L103S, U19-ch106, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	101
Mean	22.13
Std Dev	10.9




# B1L103S, U19-ch106, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	33.43
Std Dev	6.779




# B1L103S, U19-ch106, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	70
Mean	35.74
Std Dev	14.26




# B1L103S, U19-ch106, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	43.23
Std Dev	12.95




# B1L103S, U19-ch106, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	51.89
Std Dev	8.31




# B1L103S, U19-ch106, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	57.43
Std Dev	8.435




# B1L103S, U19-ch106, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	61
Std Dev	1.7






# B1L103S, U19-ch106, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	5.905
Std Dev	18.2



# B1L103S, U19-ch107, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	20.01
Std Dev	12.63




# B1L103S, U19-ch107, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	32.52
Std Dev	7.956




# B1L103S, U19-ch107, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	79
Mean	36.2
Std Dev	13.49




# B1L103S, U19-ch107, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	44.5
Std Dev	10.77



# B1L103S, U19-ch107, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U19-ch107, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	73
Mean	57.01
Std Dev	7.37


ampl



# B1L103S, U19-ch107, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch107, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	23
Mean	10.87
Std Dev	23.69


Entry



# B1L103S, U19-ch108, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	23.75
Std Dev	11.71




# B1L103S, U19-ch108, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	34.69
Std Dev	7.281



# B1L103S, U19-ch108, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	80
Mean	36.09
Std Dev	14.82

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch108, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	46.51
Std Dev	7.134



# B1L103S, U19-ch108, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	71
Mean	53.9
Std Dev	2.809

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



# B1L103S, U19-ch108, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U19-ch108, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch108, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0


ampl

# B1L103S, U19-ch109, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	97
Mean	20.36
Std Dev	13.38


Entry



# B1L103S, U19-ch109, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	31.08
Std Dev	12.7




# B1L103S, U19-ch109, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	41.84
Std Dev	8.75




# B1L103S, U19-ch109, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	47.69
Std Dev	3.285




# B1L103S, U19-ch109, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	65
Mean	54.69
Std Dev	3.181




# B1L103S, U19-ch109, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	58.28
Std Dev	8.896



# B1L103S, U19-ch109, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch109, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	20
Mean	3.15
Std Dev	13.73



# B1L103S, U19-ch110, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	98
Mean	23.28
Std Dev	10.15




# B1L103S, U19-ch110, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	52
Mean	33.83
Std Dev	5.823




# B1L103S, U19-ch110, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	40.06
Std Dev	4.337




# B1L103S, U19-ch110, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	81
Mean	41.26
Std Dev	15.98




# B1L103S, U19-ch110, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	50.65
Std Dev	10.42




# B1L103S, U19-ch110, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	58.48
Std Dev	2.843




# B1L103S, U19-ch110, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.28
Std Dev	14.19





# B1L103S, U19-ch110, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch111, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	96
Mean	20.6
Std Dev	13.25

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch111, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	86
Mean	32.22
Std Dev	10.99




# B1L103S, U19-ch111, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	39.79
Std Dev	9.906




# B1L103S, U19-ch111, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	80
Mean	47.29
Std Dev	9.989




# B1L103S, U19-ch111, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	55.24
Std Dev	3.327




# B1L103S, U19-ch111, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	59.4
Std Dev	2.469




# B1L103S, U19-ch111, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	57.31
Std Dev	16.61






# B1L103S, U19-ch111, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	19
Mean	0
Std Dev	0



# B1L103S, U19-ch112, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	81
Mean	22.94
Std Dev	12.55



# B1L103S, U19-ch112, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	32.16
Std Dev	8.855

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch112, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	35.52
Std Dev	14.32




# B1L103S, U19-ch112, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.12
Std Dev	3.517




# B1L103S, U19-ch112, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	53.57
Std Dev	3.733




# B1L103S, U19-ch112, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	57.89
Std Dev	3.365




# B1L103S, U19-ch112, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.2
Std Dev	15.39





# B1L103S, U19-ch112, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	10.19
Std Dev	21.98

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch113, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	95
Mean	21.11
Std Dev	12.68



# B1L103S, U19-ch113, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	73
Mean	29.16
Std Dev	13.35



# B1L103S, U19-ch113, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	41.3
Std Dev	3.398



# B1L103S, U19-ch113, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	65
Mean	46.89
Std Dev	6.823

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch113, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	60
Mean	52.85
Std Dev	7.659




# B1L103S, U19-ch113, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	54
Mean	58.83
Std Dev	2.679




# B1L103S, U19-ch113, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	56.85
Std Dev	16.48





# B1L103S, U19-ch113, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49

Entry



# B1L103S, U19-ch114, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	84
Mean	24.56
Std Dev	9.164

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch114, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	32.07
Std Dev	10.26




# B1L103S, U19-ch114, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	37.09
Std Dev	11.92




# B1L103S, U19-ch114, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	46.68
Std Dev	8.49




# B1L103S, U19-ch114, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	54.49
Std Dev	3.552




# B1L103S, U19-ch114, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	58.55
Std Dev	3.011




# B1L103S, U19-ch114, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	57.71
Std Dev	14.56






# B1L103S, U19-ch114, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	19
Mean	3.211
Std Dev	13.62



# B1L103S, U19-ch115, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	75
Mean	25.21
Std Dev	10.4




# B1L103S, U19-ch115, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	34.18
Std Dev	8.001



# B1L103S, U19-ch115, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	38.42
Std Dev	13.93

Entry

10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch115, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	49.18
Std Dev	7.637




# B1L103S, U19-ch115, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	55.3
Std Dev	3.17




# B1L103S, U19-ch115, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	59.27
Std Dev	2.856



# B1L103S, U19-ch115, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	12
Mean	55.92
Std Dev	16.92



# B1L103S, U19-ch115, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0


Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch116, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	102
Mean	21.13
Std Dev	12.13




# B1L103S, U19-ch116, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	29.08
Std Dev	12.93

Entry




# B1L103S, U19-ch116, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.58
Std Dev	7.692




# B1L103S, U19-ch116, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	46.84
Std Dev	3.648




# B1L103S, U19-ch116, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	55
Mean	53.24
Std Dev	3.196




# B1L103S, U19-ch116, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	60
Mean	57.77
Std Dev	8.049



# B1L103S, U19-ch116, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch116, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73


Entry



# B1L103S, U19-ch117, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	89
Mean	20.06
Std Dev	12.88



# B1L103S, U19-ch117, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	77
Mean	28.81
Std Dev	12.74

Entry

12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch117, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	37.82
Std Dev	11.76




# B1L103S, U19-ch117, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	47.63
Std Dev	3.743




# B1L103S, U19-ch117, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	54.02
Std Dev	3.159




# B1L103S, U19-ch117, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	67
Mean	58.04
Std Dev	7.787



# B1L103S, U19-ch117, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	7
Mean	61.29
Std Dev	1.578



# B1L103S, U19-ch117, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243



# B1L103S, U19-ch118, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	21.96
Std Dev	11.14

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl




# B1L103S, U19-ch118, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	33.2
Std Dev	4.184




# B1L103S, U19-ch118, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	36.2
Std Dev	11.95




# B1L103S, U19-ch118, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	76
Mean	41.91
Std Dev	14.8




# B1L103S, U19-ch118, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	52.13
Std Dev	3.512



# B1L103S, U19-ch118, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

Entries 72

Mean 58.15

Std Dev 2.919

8

6

4

2

0

0

10

20

30

40

50

60

ampl

70

0

2

4

6

8


10

# B1L103S, U19-ch118, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.81
Std Dev	14.98





# B1L103S, U19-ch118, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch119, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	19.82
Std Dev	13.65

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U19-ch119, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	80
Mean	31.69
Std Dev	11.11

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U19-ch119, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	74
Mean	39.35
Std Dev	11.14



# B1L103S, U19-ch119, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	49.11
Std Dev	3.271

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch119, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	55.18
Std Dev	3.583




# B1L103S, U19-ch119, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	58.33
Std Dev	9.041



# B1L103S, U19-ch119, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch119, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

# B1L103S, U19-ch120, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	94
Mean	22.13
Std Dev	12.34



# B1L103S, U19-ch120, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	82
Mean	30.72
Std Dev	12.64

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch120, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	66
Mean	41.18
Std Dev	8.257




# B1L103S, U19-ch120, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	47.05
Std Dev	6.791




# B1L103S, U19-ch120, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	53.77
Std Dev	3.029




# B1L103S, U19-ch120, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	68
Mean	57.63
Std Dev	7.53




# B1L103S, U19-ch120, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	13
Mean	57.15
Std Dev	16.57





# B1L103S, U19-ch120, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	19
Mean	4.368
Std Dev	14.52

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U19-ch121, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	17.16
Std Dev	14.37



# B1L103S, U19-ch121, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	90
Mean	30.19
Std Dev	12.88

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U19-ch121, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	73
Mean	39.44
Std Dev	11.42



# B1L103S, U19-ch121, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	69
Mean	48.88
Std Dev	3.412




# B1L103S, U19-ch121, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	52
Mean	54.56
Std Dev	8.111



# B1L103S, U19-ch121, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	52
Mean	59.94
Std Dev	2.421

# B1L103S, U19-ch121, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	4
Mean	62
Std Dev	0.7071



# B1L103S, U19-ch121, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0


Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch122, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	88
Mean	20.32
Std Dev	12.65




# B1L103S, U19-ch122, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	73
Mean	25.95
Std Dev	14.04

Entry




# B1L103S, U19-ch122, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	39.31
Std Dev	3.581



# B1L103S, U19-ch122, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	87
Mean	46.24
Std Dev	6.422

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch122, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	52.42
Std Dev	3.479



# B1L103S, U19-ch122, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	61
Mean	58.05
Std Dev	2.983

# B1L103S, U19-ch122, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.45
Std Dev	12.86






# B1L103S, U19-ch122, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	20
Mean	3.1
Std Dev	13.51



# B1L103S, U19-ch123, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	111
Mean	20.82
Std Dev	13.09



# B1L103S, U19-ch123, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	78
Mean	30.94
Std Dev	12.36




# B1L103S, U19-ch123, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	37.21
Std Dev	13.71




# B1L103S, U19-ch123, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	67
Mean	47.66
Std Dev	3.787




# B1L103S, U19-ch123, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.36
Std Dev	3.341




# B1L103S, U19-ch123, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	59
Mean	58.05
Std Dev	8.177



# B1L103S, U19-ch123, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U19-ch123, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

18  
16  
14  
12  
10  
8  
6  
4  
2  
0


Entries	19
Mean	0
Std Dev	0

ampl

# B1L103S, U19-ch124, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	115
Mean	21.48
Std Dev	11.59




# B1L103S, U19-ch124, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	30
Std Dev	11.75




# B1L103S, U19-ch124, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	35.41
Std Dev	13.66




# B1L103S, U19-ch124, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	69
Mean	47.06
Std Dev	3.387




# B1L103S, U19-ch124, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	56
Mean	53.25
Std Dev	3.371




# B1L103S, U19-ch124, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	57.77
Std Dev	7.883




# B1L103S, U19-ch124, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.73
Std Dev	1.213






# B1L103S, U19-ch124, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	21
Mean	6
Std Dev	18.49


Entry



# B1L103S, U19-ch125, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	91
Mean	25.73
Std Dev	11.44




# B1L103S, U19-ch125, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	63
Mean	35.06
Std Dev	9.796




# B1L103S, U19-ch125, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	71
Mean	38.18
Std Dev	14.13




# B1L103S, U19-ch125, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	82
Mean	49.96
Std Dev	6.911




# B1L103S, U19-ch125, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	55.82
Std Dev	3.228




# B1L103S, U19-ch125, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	60.97
Std Dev	1.712



# B1L103S, U19-ch125, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U19-ch125, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	20
Mean	4.2
Std Dev	14.1


Entry



# B1L103S, U19-ch126, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	87
Mean	19.85
Std Dev	12.37




# B1L103S, U19-ch126, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	77
Mean	29.74
Std Dev	10.86




# B1L103S, U19-ch126, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	89
Mean	37.09
Std Dev	12.3




# B1L103S, U19-ch126, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	64
Mean	46.61
Std Dev	9.251




# B1L103S, U19-ch126, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.13
Std Dev	3.494




# B1L103S, U19-ch126, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	57.98
Std Dev	8.597




# B1L103S, U19-ch126, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.5
Std Dev	2.11






# B1L103S, U19-ch126, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	19
Mean	0
Std Dev	0


Entry



# B1L103S, U19-ch127, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	93
Mean	19.89
Std Dev	12.17




# B1L103S, U19-ch127, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	70
Mean	28.23
Std Dev	12

Entry




# B1L103S, U19-ch127, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.34
Std Dev	3.627




# B1L103S, U19-ch127, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	61
Mean	43.49
Std Dev	12



# B1L103S, U19-ch127, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	68
Mean	50.76
Std Dev	9.484

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L103S, U19-ch127, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	57.49
Std Dev	3.465




# B1L103S, U19-ch127, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	59
Std Dev	11.1





# B1L103S, U19-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	21
Mean	3
Std Dev	13.42

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U19-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Entries	21
Mean	3
Std Dev	13.42

ampl

0 10 20 30 40 50 60 70