


B0L100S, U21-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	57
Mean	32.44
Std Dev	1.956

Turn on : 19.7064
Width : 1.836
Height : 2.000



B0L100S, U21-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch2

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch8

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	334
Mean	46.66
Std Dev	10.01

Turn on : 30.3745

Width : 2.351


Height : 9.999



B0L100S, U21-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U21-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	16
Mean	30.19
Std Dev	0.7262

Turn on : 19.1345
Width : 2.226
Height : 2.000



B0L100S, U21-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entries	42
Mean	32.12
Std Dev	1.749

Turn on : 26.8384

Width : 2.135

Height : 2.000

Entry



B0L100S, U21-ch17

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch18

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch19

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch21

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	9
Mean	30.33
Std Dev	0.4714

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U21-ch22

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	29
Std Dev	0

ampl




B0L100S, U21-ch23

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	30
Mean	31.23
Std Dev	1.542

Turn on : 26.5003
Width : 0.765
Height : 2.000



B0L100S, U21-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch28

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	35
Mean	32.2
Std Dev	1.26

Turn on : 17.3365

Width : 2.322

Height : 2.000



B0L100S, U21-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0


B0L100S, U21-ch31

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	15
Mean	31.4
Std Dev	0.8794


Turn on : 18.1378
Width : 0.897
Height : 2.000



B0L100S, U21-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch34

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch38

calib_packv5_042523_0143.root, FC#6, port A1


Entries	46
Mean	32.91
Std Dev	1.92

Turn on : 16.0843

Width : 2.080

Height : 2.000

Entry



B0L100S, U21-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch41

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch46

calib_packv5_042523_0143.root, FC#6, port A1


Entry

4
3.5
3
2.5
2
1.5
1
0.5
0

Turn on : 21.0262
Width : 0.259
Height : 2.000

Entries	16
Mean	32.25
Std Dev	4.981

ampl



B0L100S, U21-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch49

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch50

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	29.55
Std Dev	1.305

Turn on : 26.5004

Width : 0.635

Height : 2.000



B0L100S, U21-ch51

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch54

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	16
Mean	28.69
Std Dev	1.356

Turn on : 24.4996

Width : 0.835


Height : 2.000



B0L100S, U21-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch57

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	4
Mean	29.25
Std Dev	0.433

B0L100S, U21-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch69

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	30
Std Dev	0

ampl



B0L100S, U21-ch70

calib_packv5_042523_0143.root, FC#6, port A1


Entries	59
Mean	33.47
Std Dev	2.166

Turn on : 29.5000

Width : 0.192

Height : 2.000

Entry



B0L100S, U21-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch74

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	8
Mean	29
Std Dev	1.936

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U21-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch79

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	27
Mean	32
Std Dev	1.491

Turn on : 17.0817

Width : 2.332

Height : 2.000



B0L100S, U21-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entries	41
Mean	28.24
Std Dev	8.036

Turn on : 18.6924

Width : 2.005

Height : 2.000

Entry



B0L100S, U21-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch88

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	3
Mean	17
Std Dev	12.03

B0L100S, U21-ch90

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch92

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch94

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	33
Mean	30.3
Std Dev	5.518

Turn on : 20.0455

Width : 1.664


Height : 2.000



B0L100S, U21-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch96

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	9
Mean	30.22
Std Dev	0.6285

Turn on : 5.0000

Width : 0.000

Height : 1.000




B0L100S, U21-ch97

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	22
Mean	31.5
Std Dev	1.118

Turn on : 29.5000
Width : 0.212
Height : 2.000



B0L100S, U21-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	16.67
Std Dev	11.79

0 10 20 30 40 50 60 70

ampl



B0L100S, U21-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch103

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch104

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	23
Mean	30.09
Std Dev	0.7753

Turn on : 20.3809

Width : 1.626

Height : 2.000



B0L100S, U21-ch105

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	6
Mean	25
Std Dev	11.18

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U21-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch107

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch109

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	13
Std Dev	13

0 10 20 30 40 50 60 70
ampl



B0L100S, U21-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U21-ch111

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	13
Mean	30.69
Std Dev	0.9102

Turn on : 19.6801
Width : 2.435
Height : 2.000



B0L100S, U21-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U21-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch118

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	26
Mean	31.62
Std Dev	1.077

Turn on : 29.5000

Width : 0.205


Height : 2.000



B0L100S, U21-ch119

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U21-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U21-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U21-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U21-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry

