


B0L101S, U16-ch0

calib_packv5_042523_0143.root, FC#1, port C1

Entries	821
Mean	42.8
Std Dev	12.29

Turn on : 23.5398
Width : 3.241
Height : 20.124



B0L101S, U16-ch1

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.3288
Width : 2.848
Height : 20.018

Entries	745
Mean	44.62
Std Dev	11.35


ampl



B0L101S, U16-ch2

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch3

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.5204
Width : 3.400
Height : 20.075

Entries	778
Mean	43.78
Std Dev	11.85

ampl



B0L101S, U16-ch4

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2945
Width : 3.380
Height : 20.008

Entries	785
Mean	43.57
Std Dev	11.98

ampl



B0L101S, U16-ch5

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.6724
Width : 3.554
Height : 20.097

Entries	712
Mean	45.4
Std Dev	11.03

ampl



B0L101S, U16-ch6

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.9973
Width : 3.507
Height : 20.035

Entries	769
Mean	43.98
Std Dev	11.77


ampl



B0L101S, U16-ch7

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch8

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.6597
Width : 3.434
Height : 20.031

Entries	751
Mean	44.43
Std Dev	11.53

ampl



B0L101S, U16-ch9

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.0800
Width : 3.430
Height : 20.021

Entries	726
Mean	44.98
Std Dev	11.36

ampl



B0L101S, U16-ch10

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3908
Width : 3.094
Height : 19.962

Entries	779
Mean	43.7
Std Dev	11.97

ampl



B0L101S, U16-ch11

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.8349
Width : 3.246
Height : 20.032

Entries	770
Mean	43.97
Std Dev	11.74

ampl



B0L101S, U16-ch12

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2662
Width : 2.241
Height : 19.821

Entries	775
Mean	43.92
Std Dev	11.63

ampl



B0L101S, U16-ch13

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.0871
Width : 3.422
Height : 20.048

Entries	751
Mean	44.33
Std Dev	11.76

ampl



B0L101S, U16-ch14

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.8208
Width : 2.497
Height : 19.955

Entries	792
Mean	43.41
Std Dev	12.1

ampl



B0L101S, U16-ch15

calib_packv5_042523_0143.root, FC#1, port C1

Entry


20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.6114
Width : 3.348
Height : 20.125

Entries	760
Mean	44.21
Std Dev	11.64

ampl

0 10 20 30 40 50 60 70



B0L101S, U16-ch16

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.1338
Width : 2.291
Height : 19.906

Entries	764
Mean	44.18
Std Dev	11.5

ampl



B0L101S, U16-ch17

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.9495
Width : 2.633
Height : 19.978

Entries	751
Mean	44.43
Std Dev	11.53


ampl



B0L101S, U16-ch18

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch19

calib_packv5_042523_0143.root, FC#1, port C1

Entry


20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.6827
Width : 2.596
Height : 19.958

Entries	713
Mean	45.47
Std Dev	10.74

ampl

0 10 20 30 40 50 60 70



B0L101S, U16-ch20

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3678
Width : 2.940
Height : 19.980

Entries	774
Mean	43.97
Std Dev	11.54

ampl



B0L101S, U16-ch21

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.1667
Width : 3.600
Height : 20.113

Entries	741
Mean	44.74
Std Dev	11.21

ampl



B0L101S, U16-ch22

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.0675
Width : 3.122
Height : 20.015

Entries	763
Mean	44.21
Std Dev	11.48

ampl



B0L101S, U16-ch23

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.5448
Width : 2.965
Height : 20.028

Entries	718
Mean	45.31
Std Dev	10.9

ampl



B0L101S, U16-ch24

calib_packv5_042523_0143.root, FC#1, port C1

Entry


20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.2951
Width : 2.849
Height : 20.076

Entries	763
Mean	44.2
Std Dev	11.54

ampl

0 10 20 30 40 50 60 70



B0L101S, U16-ch25

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.7904
Width : 2.407
Height : 20.002

Entries	793
Mean	43.42
Std Dev	12.02

ampl



B0L101S, U16-ch26

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.9875
Width : 2.690
Height : 20.032

Entries	750
Mean	44.42
Std Dev	11.65

ampl



B0L101S, U16-ch27

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.2209
Width : 3.084
Height : 20.062

Entries	769
Mean	43.97
Std Dev	11.81

ampl



B0L101S, U16-ch28

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.3409
Width : 3.279
Height : 20.063

Entries	760
Mean	44.31
Std Dev	11.36

ampl



B0L101S, U16-ch29

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.9193
Width : 3.205
Height : 20.130

Entries	737
Mean	44.79
Std Dev	11.33

ampl



B0L101S, U16-ch30

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.1589
Width : 2.738
Height : 20.007

Entries	776
Mean	43.86
Std Dev	11.71

ampl



B0L101S, U16-ch31

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.0219
Width : 2.381
Height : 19.899

Entries	745
Mean	44.57
Std Dev	11.46

ampl



B0L101S, U16-ch32

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.7930
Width : 3.022
Height : 20.109

Entries	734
Mean	44.97
Std Dev	10.98

ampl



B0L101S, U16-ch33

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.0989
Width : 2.619
Height : 20.045

Entries	771
Mean	43.81
Std Dev	12.14

ampl



B0L101S, U16-ch34

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.2005
Width : 2.939
Height : 20.090

Entries	811
Mean	43.04
Std Dev	12.08

ampl



B0L101S, U16-ch35

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.8247
Width : 3.554
Height : 20.060

Entries	768
Mean	44.07
Std Dev	11.57

ampl



B0L101S, U16-ch36

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.7319
Width : 2.825
Height : 19.969

Entries	770
Mean	44
Std Dev	11.67

ampl



B0L101S, U16-ch37

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.4056
Width : 2.987
Height : 19.967

Entries	755
Mean	44.37
Std Dev	11.47

ampl



B0L101S, U16-ch38

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.0361
Width : 3.646
Height : 20.034

Entries	766
Mean	44.12
Std Dev	11.51

ampl



B0L101S, U16-ch39

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.4915
Width : 0.157
Height : 19.172

Entries	746
Mean	44.53
Std Dev	11.53

ampl



B0L101S, U16-ch40

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.5358
Width : 2.762
Height : 20.053

Entries	784
Mean	43.59
Std Dev	12.02

ampl



B0L101S, U16-ch41

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.0846
Width : 3.324
Height : 20.022

Entries	785
Mean	43.69
Std Dev	11.7

ampl



B0L101S, U16-ch42

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.9749
Width : 3.496
Height : 20.105

Entries	772
Mean	43.88
Std Dev	11.88

ampl



B0L101S, U16-ch43

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.5550
Width : 2.864
Height : 19.988

Entries	733
Mean	44.92
Std Dev	11.19

ampl



B0L101S, U16-ch44

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.8469
Width : 3.066
Height : 20.054

Entries	793
Mean	43.48
Std Dev	11.87

ampl



B0L101S, U16-ch45

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.7103
Width : 2.920
Height : 19.945

Entries	764
Mean	44.23
Std Dev	11.38

ampl



B0L101S, U16-ch46

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.7058
Width : 3.567
Height : 20.055

Entries	772
Mean	43.94
Std Dev	11.72

ampl



B0L101S, U16-ch47

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.8950
Width : 3.150
Height : 20.018

Entries	731
Mean	44.84
Std Dev	11.5

ampl



B0L101S, U16-ch48

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.4595
Width : 2.694
Height : 20.034

Entries	743
Mean	44.71
Std Dev	11.21

ampl



B0L101S, U16-ch49

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.5706
Width : 3.217
Height : 20.096

Entries	719
Mean	45.29
Std Dev	10.91

ampl



B0L101S, U16-ch50

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.3789
Width : 2.761
Height : 20.031

Entries	718
Mean	45.37
Std Dev	10.76

ampl



B0L101S, U16-ch51

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.5288
Width : 3.134
Height : 20.111

Entries	738
Mean	44.89
Std Dev	11.01

ampl



B0L101S, U16-ch52

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.0721
Width : 3.629
Height : 20.007

Entries	778
Mean	43.73
Std Dev	11.95

ampl



B0L101S, U16-ch53

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.9902
Width : 2.897
Height : 20.024

Entries	749
Mean	44.51
Std Dev	11.41

ampl



B0L101S, U16-ch54

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.3291
Width : 2.867
Height : 20.012

Entries	759
Mean	44.32
Std Dev	11.41

ampl



B0L101S, U16-ch55

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.6180
Width : 2.647
Height : 19.922

Entries	736
Mean	44.77
Std Dev	11.38

ampl



B0L101S, U16-ch56

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2439
Width : 3.828
Height : 20.160

Entries	803
Mean	43.01
Std Dev	12.49

ampl



B0L101S, U16-ch57

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.1006
Width : 3.312
Height : 20.099

Entries	766
Mean	44.17
Std Dev	11.43

ampl



B0L101S, U16-ch58

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2155
Width : 2.921
Height : 20.010

Entries	786
Mean	43.64
Std Dev	11.79

ampl



B0L101S, U16-ch59

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.5230
Width : 3.245
Height : 19.972

Entries	777
Mean	43.72
Std Dev	12.02

ampl



B0L101S, U16-ch60

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.9060
Width : 3.724
Height : 20.065

Entries	775
Mean	43.89
Std Dev	11.66

ampl



B0L101S, U16-ch61

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.7126
Width : 3.391
Height : 20.105

Entries	775
Mean	43.92
Std Dev	11.63

ampl



B0L101S, U16-ch62

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2717
Width : 3.422
Height : 19.987

Entries	781
Mean	43.55
Std Dev	12.25

ampl



B0L101S, U16-ch63

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.6699
Width : 3.226
Height : 20.011

Entries	772
Mean	43.95
Std Dev	11.69

ampl



B0L101S, U16-ch64

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.6589
Width : 3.018
Height : 19.965

Entries	757
Mean	44.25
Std Dev	11.65

ampl



B0L101S, U16-ch65

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.5303
Width : 3.263
Height : 20.028

Entries	757
Mean	44.34
Std Dev	11.43

ampl



B0L101S, U16-ch66

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.3895
Width : 4.175
Height : 20.159

Entries	764
Mean	44.13
Std Dev	11.59

ampl



B0L101S, U16-ch67

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.0233
Width : 3.201
Height : 20.039

Entries	751
Mean	44.37
Std Dev	11.66

ampl



B0L101S, U16-ch68

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2874
Width : 3.866
Height : 20.049

Entries	786
Mean	43.48
Std Dev	12.16

ampl



B0L101S, U16-ch69

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3366
Width : 2.487
Height : 19.794

Entries	779
Mean	43.75
Std Dev	11.82

ampl



B0L101S, U16-ch70

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.5946
Width : 4.029
Height : 20.120

Entries	778
Mean	43.8
Std Dev	11.76

ampl



B0L101S, U16-ch71

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.6526
Width : 3.339
Height : 20.046

Entries	737
Mean	44.79
Std Dev	11.28

ampl



B0L101S, U16-ch72

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.0930
Width : 2.647
Height : 19.978

Entries	785
Mean	43.61
Std Dev	11.92

ampl



B0L101S, U16-ch73

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.6359
Width : 2.825
Height : 20.061

Entries	732
Mean	45
Std Dev	11.03


ampl



B0L101S, U16-ch74

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch75

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.6614
Width : 3.130
Height : 19.997

Entries	791
Mean	43.49
Std Dev	11.94


ampl



B0L101S, U16-ch76

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch77

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.5716
Width : 2.402
Height : 19.958

Entries	756
Mean	44.35
Std Dev	11.49

ampl



B0L101S, U16-ch78

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.8304
Width : 3.152
Height : 19.911

Entries	786
Mean	43.49
Std Dev	12.15

ampl



B0L101S, U16-ch79

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.5914
Width : 3.755
Height : 20.061

Entries	751
Mean	44.36
Std Dev	11.72


ampl



B0L101S, U16-ch80

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch81

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.0274
Width : 3.360
Height : 19.954

Entries	745
Mean	44.51
Std Dev	11.6

ampl



B0L101S, U16-ch82

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.7404
Width : 2.806
Height : 20.041

Entries	737
Mean	44.78
Std Dev	11.34

ampl



B0L101S, U16-ch83

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.4150
Width : 2.910
Height : 19.977

Entries	779
Mean	43.72
Std Dev	11.94

ampl



B0L101S, U16-ch84

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3938
Width : 3.228
Height : 20.013

Entries	777
Mean	43.85
Std Dev	11.7

ampl



B0L101S, U16-ch85

calib_packv5_042523_0143.root, FC#1, port C1

Entry


20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.8888
Width : 2.885
Height : 19.933

Entries	744
Mean	44.67
Std Dev	11.25

ampl

0 10 20 30 40 50 60 70



B0L101S, U16-ch86

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3672
Width : 3.423
Height : 20.139

Entries	786
Mean	43.64
Std Dev	11.8

ampl



B0L101S, U16-ch87

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.9726
Width : 3.536
Height : 20.095

Entries	735
Mean	44.85
Std Dev	11.2

ampl



B0L101S, U16-ch88

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.8092
Width : 2.896
Height : 19.965

Entries	788
Mean	43.53
Std Dev	11.97

ampl



B0L101S, U16-ch89

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.1196
Width : 2.886
Height : 19.879

Entries	798
Mean	43.34
Std Dev	11.91

ampl



B0L101S, U16-ch90

calib_packv5_042523_0143.root, FC#1, port C1


Entries	772
Mean	43.96
Std Dev	11.86

Turn on : 26.0548

Width : 2.019

Height : 19.984

Entry



B0L101S, U16-ch91

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.9402
Width : 2.460
Height : 19.872

Entries	787
Mean	43.57
Std Dev	11.9

ampl



B0L101S, U16-ch92

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.0341
Width : 2.913
Height : 20.049

Entries	794
Mean	43.33
Std Dev	12.2

ampl



B0L101S, U16-ch93

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.2801
Width : 3.249
Height : 20.003

Entries	780
Mean	43.79
Std Dev	11.68

ampl



B0L101S, U16-ch94

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.5097
Width : 2.110
Height : 19.966

Entries	734
Mean	44.99
Std Dev	10.96

ampl



B0L101S, U16-ch95

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.2190
Width : 3.788
Height : 20.059

Entries	762
Mean	44.19
Std Dev	11.55

ampl



B0L101S, U16-ch96

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.3164
Width : 3.038
Height : 20.014

Entries	782
Mean	43.72
Std Dev	11.78

ampl



B0L101S, U16-ch97

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.3093
Width : 3.667
Height : 20.034

Entries	760
Mean	44.16
Std Dev	11.75


ampl



B0L101S, U16-ch98

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch99

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.6779
Width : 2.521
Height : 19.881

Entries	751
Mean	44.47
Std Dev	11.42

ampl



B0L101S, U16-ch100

calib_packv5_042523_0143.root, FC#1, port C1


Entry

22
20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.7949
Width : 3.727
Height : 20.128

Entries	779
Mean	43.75
Std Dev	11.89

ampl



B0L101S, U16-ch101

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.8379
Width : 2.993
Height : 19.993

Entries	771
Mean	44
Std Dev	11.61

ampl



B0L101S, U16-ch102

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.6868
Width : 3.261
Height : 20.035

Entries	752
Mean	44.49
Std Dev	11.3

ampl



B0L101S, U16-ch103

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.8759
Width : 3.825
Height : 20.041

Entries	791
Mean	43.46
Std Dev	11.95


ampl



B0L101S, U16-ch104

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch105

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.1420
Width : 3.438
Height : 20.132

Entries	758
Mean	44.09
Std Dev	12.06

ampl




B0L101S, U16-ch106

calib_packv5_042523_0143.root, FC#1, port C1

Entries	778
Mean	43.84
Std Dev	11.72

Turn on : 25.5567
Width : 3.631
Height : 20.097



B0L101S, U16-ch107

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.4432
Width : 3.637
Height : 20.073

Entries	740
Mean	44.7
Std Dev	11.34


ampl



B0L101S, U16-ch108

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch109

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.5750
Width : 2.554
Height : 20.045

Entries	778
Mean	43.84
Std Dev	11.71


ampl



B0L101S, U16-ch110

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch111

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.7018
Width : 3.024
Height : 20.058

Entries	758
Mean	44.23
Std Dev	11.69

ampl



B0L101S, U16-ch112

calib_packv5_042523_0143.root, FC#1, port C1


Entry

22
20
18
16
14
12
10
8
6
4
2
0

Turn on : 23.7970
Width : 3.175
Height : 20.205

Entries	825
Mean	42.77
Std Dev	12.41

ampl



B0L101S, U16-ch113

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.7939
Width : 2.807
Height : 19.918

Entries	752
Mean	44.43
Std Dev	11.41


ampl



B0L101S, U16-ch114

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch115

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.4285
Width : 2.800
Height : 20.052

Entries	780
Mean	43.75
Std Dev	11.83

ampl




B0L101S, U16-ch116

calib_packv5_042523_0143.root, FC#1, port C1

Entries	781
Mean	43.8
Std Dev	11.73

Turn on : 25.2494
Width : 3.001
Height : 19.985



B0L101S, U16-ch117

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.6102
Width : 3.017
Height : 19.973

Entries	772
Mean	43.94
Std Dev	11.71


ampl



B0L101S, U16-ch118

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch119

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.1179
Width : 3.836
Height : 20.089

Entries	754
Mean	44.23
Std Dev	11.84

ampl



B0L101S, U16-ch120

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.2214
Width : 3.801
Height : 20.082

Entries	763
Mean	44.2
Std Dev	11.47

ampl



B0L101S, U16-ch121

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 28.3759
Width : 2.862
Height : 20.078

Entries	723
Mean	45.19
Std Dev	10.97


ampl



B0L101S, U16-ch122

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U16-ch123

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 25.6488
Width : 3.711
Height : 20.075

Entries	776
Mean	43.88
Std Dev	11.65

ampl



B0L101S, U16-ch124

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 27.3214
Width : 4.981
Height : 20.141

Entries	740
Mean	44.59
Std Dev	11.58

ampl



B0L101S, U16-ch125

calib_packv5_042523_0143.root, FC#1, port C1


Entry

20
18
16
14
12
10
8
6
4
2
0

Turn on : 24.0507
Width : 3.441
Height : 20.002

Entries	812
Mean	42.89
Std Dev	12.36

ampl



B0L101S, U16-ch126

calib_packv5_042523_0143.root, FC#1, port C1


Entry

24
22
20
18
16
14
12
10
8
6
4
2
0

Turn on : 23.5258
Width : 3.850
Height : 20.745

Entries	860
Mean	42.2
Std Dev	12.94

ampl



B0L101S, U16-ch127

calib_packv5_042523_0143.root, FC#1, port C1


Entry

22
20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.0263
Width : 3.512
Height : 20.211

Entries	780
Mean	43.9
Std Dev	11.96

ampl



B0L101S, U16-ch127

calib_packv5_042523_0143.root, FC#1, port C1

Entry

22
20
18
16
14
12
10
8
6
4
2
0

Turn on : 26.0263
Width : 3.512
Height : 20.211

Entries	780
Mean	43.9
Std Dev	11.96

ampl

