
B1L001S, U17-ch0, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 29.38
Std Dev 3.424
Gaus mean : 29.8473
Gaus Width: 3.7442
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 35.11
Std Dev 3.665
Gaus mean : 35.7349
Gaus Width: 3.6571
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 41.52
Std Dev 3.401
Gaus mean : 42.3836
Gaus Width: 3.7418
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 48.42
Std Dev 3.55
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 54.35
Std Dev 3.021
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 58.75
Std Dev 6.462
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch0, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 28
Mean 59.57
Std Dev 11.53
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch0, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 21.5
Std Dev 25.73
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 162
Mean 29.88
Std Dev 3.319
Gaus mean : 30.4039
Gaus Width: 3.4410
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 37.33
Std Dev 3.467
Gaus mean : 37.5136
Gaus Width: 3.9878
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 43.07
Std Dev 3.535
Gaus mean : 43.5050
Gaus Width: 3.4488
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 50.68
Std Dev 3.386
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch1, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 56.29
Std Dev 3.334
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch1, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 78
Mean 59.72
Std Dev 7.118
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 53
Std Dev 21.65
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch1, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch2, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 30.15
Std Dev 4.258
Gaus mean : 30.7915
Gaus Width: 3.3853
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 168
Mean 37.39
Std Dev 3.656
Gaus mean : 37.8876
Gaus Width: 3.8023
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 63
Mean 43.38
Std Dev 2.853
Gaus mean : 43.7617
Gaus Width: 2.5282
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 48.61
Std Dev 3.395
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 55.47
Std Dev 2.987
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 84
Mean 58.23
Std Dev 9.427
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 22
Mean 61.64
Std Dev 2.122
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch2, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 43.5
Std Dev 19.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 156
Mean 29.04
Std Dev 3.587
Gaus mean : 29.3141
Gaus Width: 3.5912
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 36.61
Std Dev 3.693
Gaus mean : 37.2935
Gaus Width: 3.7436
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 43.49
Std Dev 3.682
Gaus mean : 44.4217
Gaus Width: 3.6227
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 50.24
Std Dev 3.196
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 55.69
Std Dev 3.133
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 59.81
Std Dev 2.791
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 55.1
Std Dev 18.39
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch3, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 5.25
Std Dev 9.093
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 29.35
Std Dev 2.984
Gaus mean : 29.9926
Gaus Width: 3.0155
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 36.06
Std Dev 3.559
Gaus mean : 36.8166
Gaus Width: 3.2822
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 42.7
Std Dev 3.032
Gaus mean : 43.2222
Gaus Width: 3.4249
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 48.27
Std Dev 3.184
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 53.99
Std Dev 3.265
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 59.24
Std Dev 2.552
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch4, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 31
Mean 57.61
Std Dev 15.2
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch4, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch5, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 29.12
Std Dev 4.298
Gaus mean : 30.1937
Gaus Width: 3.7809
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 171
Mean 36.46
Std Dev 3.533
Gaus mean : 36.9487
Gaus Width: 3.8338
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 44.01
Std Dev 2.866
Gaus mean : 44.5220
Gaus Width: 2.8942
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 49.72
Std Dev 3.435
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 92
Mean 54.98
Std Dev 3.388
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 58.67
Std Dev 8.123
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 62.2
Std Dev 0.7483
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch5, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 43
Std Dev 20
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 29.57
Std Dev 2.928
Gaus mean : 29.7917
Gaus Width: 3.1744
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 35.82
Std Dev 2.819
Gaus mean : 36.1482
Gaus Width: 2.9123
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 41.82
Std Dev 3.512
Gaus mean : 42.5455
Gaus Width: 3.2589
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 48.28
Std Dev 3.52
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch6, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 54.34
Std Dev 2.913
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 59.4
Std Dev 2.59
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 26
Mean 56.88
Std Dev 16.48
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch6, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch7, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 158
Mean 30.53
Std Dev 3.629
Gaus mean : 31.2495
Gaus Width: 3.8254
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch7, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 36.34
Std Dev 2.797
Gaus mean : 36.8845
Gaus Width: 2.7801
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch7, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 43.07
Std Dev 3.167
Gaus mean : 43.4587
Gaus Width: 2.9686
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch7, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 49.53
Std Dev 3.12
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch7, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 55.42
Std Dev 3.501
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch7, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 85
Mean 59.18
Std Dev 6.888
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch7, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 18
Mean 58
Std Dev 14.15
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch7, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch8, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 157
Mean 28.8
Std Dev 4.282
Gaus mean : 29.5299
Gaus Width: 3.7833
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 35.44
Std Dev 3.465
Gaus mean : 36.0345
Gaus Width: 3.5872
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 42.03
Std Dev 3.126
Gaus mean : 42.4168
Gaus Width: 3.0764
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 48.38
Std Dev 3.398
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 54.38
Std Dev 3.399
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 85
Mean 59.07
Std Dev 2.756
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch8, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 40
Mean 58.08
Std Dev 13.43
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch8, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 41
Std Dev 21
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 32.53
Std Dev 3.292
Gaus mean : 33.3930
Gaus Width: 3.0000
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 39.22
Std Dev 3.184
Gaus mean : 39.7865
Gaus Width: 3.2700
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 45.94
Std Dev 3.426
Gaus mean : 46.3639
Gaus Width: 3.6624
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 52.07
Std Dev 3.071
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 58.26
Std Dev 2.574
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 47
Mean 58.57
Std Dev 12.46
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch9, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 62
Std Dev 0.8944
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch9, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch10, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 159
Mean 30.39
Std Dev 3.742
Gaus mean : 30.7528
Gaus Width: 3.8122
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 100
Mean 36.82
Std Dev 2.978
Gaus mean : 37.2244
Gaus Width: 2.9955
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 42.7
Std Dev 3.235
Gaus mean : 43.1726
Gaus Width: 3.2564
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 49.25
Std Dev 3.433
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 55.66
Std Dev 2.845
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 80
Mean 59.05
Std Dev 9.646
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 61.85
Std Dev 1.35
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch10, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 21.5
Std Dev 1.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 30.27
Std Dev 3.546
Gaus mean : 30.9821
Gaus Width: 3.5180
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 36.8
Std Dev 3.283
Gaus mean : 37.1788
Gaus Width: 3.5034
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 43.7
Std Dev 3.609
Gaus mean : 44.3582
Gaus Width: 3.3040
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 49.39
Std Dev 3.506
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 55.53
Std Dev 3.274
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch11, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 85
Mean 59.59
Std Dev 6.85
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch11, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 55.5
Std Dev 18.59
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch11, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 23
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 151
Mean 28.92
Std Dev 3.716
Gaus mean : 29.6626
Gaus Width: 3.8423
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 157
Mean 36.66
Std Dev 3.476
Gaus mean : 37.2661
Gaus Width: 3.4807
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 95
Mean 43.26
Std Dev 3.034
Gaus mean : 43.7834
Gaus Width: 3.3098
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 48.64
Std Dev 3.32
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch12, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 55.14
Std Dev 5.827
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 83
Mean 59.24
Std Dev 6.988
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 61.36
Std Dev 1.666
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch12, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch13, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 30.73
Std Dev 4.194
Gaus mean : 31.6853
Gaus Width: 2.9263
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 169
Mean 37.97
Std Dev 3.628
Gaus mean : 38.2869
Gaus Width: 3.6148
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 45.47
Std Dev 3.37
Gaus mean : 45.8302
Gaus Width: 3.7099
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 51.8
Std Dev 3.392
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch13, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 56.94
Std Dev 6.416
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 63
Mean 59.79
Std Dev 7.834
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch13, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 12.5
Std Dev 12.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch14, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 30.7
Std Dev 4.382
Gaus mean : 31.5455
Gaus Width: 3.1623
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch14, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 36.53
Std Dev 3.391
Gaus mean : 37.2451
Gaus Width: 3.3920
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch14, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 43.21
Std Dev 3.153
Gaus mean : 44.1711
Gaus Width: 2.8211
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch14, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 50.11
Std Dev 3.025
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch14, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 55.75
Std Dev 2.809
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch14, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 78
Mean 59.82
Std Dev 7.1
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch14, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 16
Mean 57.44
Std Dev 14.9
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch14, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 41.5
Std Dev 20.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 29.87
Std Dev 3.545
Gaus mean : 30.2354
Gaus Width: 3.7576
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 35.88
Std Dev 3.28
Gaus mean : 36.7030
Gaus Width: 3.6680
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 42.4
Std Dev 3.27
Gaus mean : 43.1787
Gaus Width: 3.4710
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 49.11
Std Dev 2.979
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch15, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 55.39
Std Dev 3.284
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 83
Mean 60.14
Std Dev 2.556
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch15, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 52.14
Std Dev 21.32
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch15, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 28.73
Std Dev 3.447
Gaus mean : 29.5457
Gaus Width: 3.2402
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 188
Mean 36.32
Std Dev 3.741
Gaus mean : 36.8834
Gaus Width: 3.8538
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 76
Mean 43.47
Std Dev 3.093
Gaus mean : 43.8622
Gaus Width: 3.4504
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 47.86
Std Dev 3.376
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 54.76
Std Dev 3.532
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch16, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 59.42
Std Dev 2.733
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch16, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 15
Mean 53.4
Std Dev 20.99
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch16, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 31
Std Dev 31
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch17, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 29.11
Std Dev 3.227
Gaus mean : 29.6079
Gaus Width: 3.3185
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 35.98
Std Dev 3.554
Gaus mean : 36.6902
Gaus Width: 3.6399
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 96
Mean 41.67
Std Dev 3.347
Gaus mean : 41.9090
Gaus Width: 3.3689
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 144
Mean 47.58
Std Dev 3.705
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 53.83
Std Dev 3.277
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch17, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 58.72
Std Dev 5.912
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 56.79
Std Dev 15.81
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch17, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 31.67
Std Dev 3.286
Gaus mean : 32.2362
Gaus Width: 3.2850
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 38.53
Std Dev 3.461
Gaus mean : 38.6429
Gaus Width: 3.0814
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 44.31
Std Dev 3.663
Gaus mean : 44.7786
Gaus Width: 3.9841
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 50.97
Std Dev 3.544
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch18, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 56.72
Std Dev 3.301
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 62
Mean 59.35
Std Dev 7.864
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 17
Mean 58.41
Std Dev 14.65
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch18, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch19, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 167
Mean 29.37
Std Dev 5.909
Gaus mean : 30.6492
Gaus Width: 3.8105
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 36.79
Std Dev 3.242
Gaus mean : 36.9429
Gaus Width: 3.9181
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 42.15
Std Dev 3.543
Gaus mean : 42.5891
Gaus Width: 3.6060
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 48.79
Std Dev 3.631
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 54.9
Std Dev 3.176
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 59.51
Std Dev 6.454
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch19, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 57.08
Std Dev 16.54
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch19, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch20, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 29.52
Std Dev 3.23
Gaus mean : 30.0242
Gaus Width: 3.1290
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 35.32
Std Dev 3.258
Gaus mean : 35.5912
Gaus Width: 3.6877
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 42.02
Std Dev 3.372
Gaus mean : 42.4531
Gaus Width: 3.3492
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 48.92
Std Dev 3.608
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 55.32
Std Dev 3.127
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 58.71
Std Dev 8.997
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 12
Mean 61.5
Std Dev 1.19
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch20, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch21, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 29.02
Std Dev 3.101
Gaus mean : 29.4933
Gaus Width: 3.1287
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch21, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 35.84
Std Dev 3.351
Gaus mean : 36.2284
Gaus Width: 3.1209
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch21, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 42.82
Std Dev 3.396
Gaus mean : 43.5128
Gaus Width: 3.4576
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch21, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 48.72
Std Dev 3.253
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch21, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 54.98
Std Dev 3.043
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch21, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 59.16
Std Dev 6.551
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch21, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 57.23
Std Dev 16.57
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch21, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 15.75
Std Dev 27.28
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 29.24
Std Dev 3.327
Gaus mean : 29.3971
Gaus Width: 3.3980
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 35.74
Std Dev 3.562
Gaus mean : 35.8885
Gaus Width: 3.7012
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 41.66
Std Dev 3.3
Gaus mean : 42.4625
Gaus Width: 2.9790
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 48.02
Std Dev 3.211
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch22, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 53.7
Std Dev 2.996
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch22, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 58.77
Std Dev 6.329
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 29
Mean 59.24
Std Dev 11.31
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch22, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch23, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 29.26
Std Dev 3.454
Gaus mean : 29.9518
Gaus Width: 3.4114
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 149
Mean 36.25
Std Dev 3.417
Gaus mean : 36.7139
Gaus Width: 3.8016
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 43.01
Std Dev 3.192
Gaus mean : 43.8826
Gaus Width: 3.6282
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 49.32
Std Dev 3.406
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch23, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 56.15
Std Dev 3.333
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 78
Mean 59.22
Std Dev 7.108
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 55.8
Std Dev 18.63
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch23, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch24, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 31.42
Std Dev 3.214
Gaus mean : 31.7750
Gaus Width: 3.0276
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch24, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 37.68
Std Dev 3.522
Gaus mean : 38.1670
Gaus Width: 3.2890
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch24, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 43.93
Std Dev 3.175
Gaus mean : 44.7686
Gaus Width: 3.1334
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch24, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 49.91
Std Dev 3.289
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch24, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 55.6
Std Dev 6.131
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch24, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 59.52
Std Dev 6.819
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch24, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 62.3
Std Dev 1.005
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch24, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 13
Std Dev 13
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch25, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 29.56
Std Dev 3.326
Gaus mean : 30.2244
Gaus Width: 3.3693
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch25, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 36.01
Std Dev 3.26
Gaus mean : 36.7232
Gaus Width: 3.2425
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch25, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 42.35
Std Dev 3.014
Gaus mean : 42.9174
Gaus Width: 3.0530
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch25, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 49.45
Std Dev 3.562
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch25, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 88
Mean 54.83
Std Dev 3.297
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch25, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 58.37
Std Dev 8.178
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch25, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 61.85
Std Dev 1.099
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch25, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch26, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 29.86
Std Dev 3.457
Gaus mean : 30.4543
Gaus Width: 3.5428
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 36.24
Std Dev 3.143
Gaus mean : 36.6948
Gaus Width: 3.4527
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 42.78
Std Dev 3.741
Gaus mean : 43.4409
Gaus Width: 4.1126
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 48.81
Std Dev 3.362
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 54.14
Std Dev 2.846
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 58.54
Std Dev 8.258
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 19
Mean 61.53
Std Dev 1.5
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch26, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 21
Std Dev 2
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch27, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 29.54
Std Dev 4.198
Gaus mean : 30.1368
Gaus Width: 3.7113
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 36.9
Std Dev 3.205
Gaus mean : 37.5102
Gaus Width: 3.2505
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 43.26
Std Dev 3.594
Gaus mean : 43.9982
Gaus Width: 3.7165
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 49.47
Std Dev 3.524
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 55.97
Std Dev 3.338
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch27, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 79
Mean 58.84
Std Dev 9.696
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 62.43
Std Dev 0.7284
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch27, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 20.67
Std Dev 29.23
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 29.16
Std Dev 3.5
Gaus mean : 29.7783
Gaus Width: 3.6162
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 149
Mean 35.85
Std Dev 3.665
Gaus mean : 36.4500
Gaus Width: 3.9152
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 43.15
Std Dev 3.493
Gaus mean : 43.5253
Gaus Width: 3.6160
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 88
Mean 48.81
Std Dev 3.111
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 54.03
Std Dev 3.07
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 58.44
Std Dev 8.714
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch28, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 22
Mean 61.91
Std Dev 1.443
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch28, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 36.5
Std Dev 26.66
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 28.52
Std Dev 4.146
Gaus mean : 29.2978
Gaus Width: 3.5708
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 35.63
Std Dev 3.321
Gaus mean : 36.1421
Gaus Width: 3.3024
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 157
Mean 42.43
Std Dev 3.647
Gaus mean : 42.7732
Gaus Width: 3.4630
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 49.85
Std Dev 3.363
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 55.79
Std Dev 2.967
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch29, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 59.63
Std Dev 6.758
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 57.23
Std Dev 16.57
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch29, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch30, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 27.92
Std Dev 4.154
Gaus mean : 28.4035
Gaus Width: 3.1820
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 34.91
Std Dev 3.339
Gaus mean : 35.6392
Gaus Width: 3.2683
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 41.05
Std Dev 3.28
Gaus mean : 41.3283
Gaus Width: 3.6062
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 47.47
Std Dev 3.353
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 53.97
Std Dev 2.98
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch30, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 58.32
Std Dev 8.1
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 18
Mean 61.61
Std Dev 1.208
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch30, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 28
Std Dev 25.66
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 30.85
Std Dev 3.462
Gaus mean : 31.2563
Gaus Width: 3.4339
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 37.7
Std Dev 3.222
Gaus mean : 38.1328
Gaus Width: 3.4950
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 44.38
Std Dev 3.489
Gaus mean : 45.0688
Gaus Width: 3.5558
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 51.34
Std Dev 3.005
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 57.36
Std Dev 3.109
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 50
Mean 58.88
Std Dev 12.11
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch31, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 23
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 28.74
Std Dev 2.968
Gaus mean : 29.1215
Gaus Width: 3.2546
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 184
Mean 36.26
Std Dev 3.919
Gaus mean : 37.0201
Gaus Width: 3.8840
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 44.05
Std Dev 3.635
Gaus mean : 43.9882
Gaus Width: 3.6308
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 49.86
Std Dev 3.267
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch32, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 55.73
Std Dev 2.983
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 58.94
Std Dev 9.355
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 61.82
Std Dev 1.266
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch32, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 15
Std Dev 10.61
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 29.29
Std Dev 4.931
Gaus mean : 30.2900
Gaus Width: 3.2685
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 179
Mean 37.55
Std Dev 3.657
Gaus mean : 38.0546
Gaus Width: 3.7589
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 44.33
Std Dev 3.068
Gaus mean : 44.5175
Gaus Width: 3.0893
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 49.72
Std Dev 3.296
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 55.83
Std Dev 6.04
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch33, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 59.54
Std Dev 6.799
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 61.75
Std Dev 1.299
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch33, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch34, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 29.86
Std Dev 3.039
Gaus mean : 30.3360
Gaus Width: 3.0571
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 35.81
Std Dev 3.365
Gaus mean : 36.4842
Gaus Width: 3.4513
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 41.94
Std Dev 3.226
Gaus mean : 42.4575
Gaus Width: 3.3414
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 48.95
Std Dev 3.746
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 53.38
Std Dev 3.288
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 58.47
Std Dev 6.226
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 36
Mean 59.36
Std Dev 10.13
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch34, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch35, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 28.91
Std Dev 3.421
Gaus mean : 29.1471
Gaus Width: 3.5445
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 35.62
Std Dev 3.433
Gaus mean : 36.4591
Gaus Width: 3.4843
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 41.66
Std Dev 3.08
Gaus mean : 41.8885
Gaus Width: 3.0570
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 47.46
Std Dev 3.405
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 54.07
Std Dev 3.401
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 100
Mean 57.56
Std Dev 8.661
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch35, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 31
Mean 61.68
Std Dev 1.423
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch35, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch36, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 29.16
Std Dev 3.311
Gaus mean : 29.7191
Gaus Width: 3.4142
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 35.2
Std Dev 3.08
Gaus mean : 35.8527
Gaus Width: 3.3213
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 42.2
Std Dev 3.472
Gaus mean : 42.8414
Gaus Width: 3.3228
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 48.95
Std Dev 3.308
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 55.17
Std Dev 3.198
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 58.45
Std Dev 8.553
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 62.18
Std Dev 1.466
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch36, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 35.67
Std Dev 19.34
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 29.38
Std Dev 3.36
Gaus mean : 29.9305
Gaus Width: 3.5515
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 36.01
Std Dev 3.319
Gaus mean : 36.5106
Gaus Width: 3.4636
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 42.33
Std Dev 2.974
Gaus mean : 42.8800
Gaus Width: 3.0921
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 154
Mean 49.05
Std Dev 3.585
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 55.13
Std Dev 2.97
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 58.58
Std Dev 8.538
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 12
Mean 61.83
Std Dev 1.067
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch37, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch38, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 30.18
Std Dev 3.331
Gaus mean : 30.8985
Gaus Width: 3.5125
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch38, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 37.08
Std Dev 3.356
Gaus mean : 37.8477
Gaus Width: 3.4611
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch38, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 43.06
Std Dev 3.113
Gaus mean : 43.3390
Gaus Width: 3.3875
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch38, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 49.61
Std Dev 3.405
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch38, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 55.98
Std Dev 3.321
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch38, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 64
Mean 59.77
Std Dev 2.48
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch38, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 26
Mean 56.92
Std Dev 16.52
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch38, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch39, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 30.36
Std Dev 3.394
Gaus mean : 30.9860
Gaus Width: 3.4556
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 36.88
Std Dev 3.33
Gaus mean : 37.2639
Gaus Width: 3.7021
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 43.25
Std Dev 3.417
Gaus mean : 43.5238
Gaus Width: 3.5324
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 49.25
Std Dev 3.303
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 55.94
Std Dev 3.337
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 74
Mean 58.32
Std Dev 10.08
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch39, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 61.64
Std Dev 1.394
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch39, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch40, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 29.93
Std Dev 3.298
Gaus mean : 30.2365
Gaus Width: 3.4129
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch40, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 36.16
Std Dev 3.543
Gaus mean : 36.6534
Gaus Width: 3.7038
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch40, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 42.52
Std Dev 3.191
Gaus mean : 43.1854
Gaus Width: 3.1850
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch40, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 49.15
Std Dev 3.258
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch40, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 54.72
Std Dev 3.053
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch40, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 58.15
Std Dev 8.259
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch40, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 16
Mean 62.19
Std Dev 1.073
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch40, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 15
Std Dev 10.61
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 29.83
Std Dev 4.82
Gaus mean : 30.7427
Gaus Width: 3.3442
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 37.5
Std Dev 3.238
Gaus mean : 38.1098
Gaus Width: 3.2664
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 43.69
Std Dev 3.207
Gaus mean : 44.2600
Gaus Width: 3.1438
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 149
Mean 50.12
Std Dev 3.533
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 56.89
Std Dev 3.356
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch41, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 70
Mean 58.76
Std Dev 10.3
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch41, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 60.67
Std Dev 1.7
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch41, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch42, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 30.59
Std Dev 3.172
Gaus mean : 31.3404
Gaus Width: 3.1233
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch42, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 36.35
Std Dev 3.077
Gaus mean : 37.1821
Gaus Width: 2.9499
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch42, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 42.56
Std Dev 3.015
Gaus mean : 43.0666
Gaus Width: 3.2977
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch42, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 158
Mean 48.16
Std Dev 3.781
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch42, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 54.98
Std Dev 3.286
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch42, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 58.69
Std Dev 8.387
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch42, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 8
Mean 61.88
Std Dev 1.269
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch42, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 20.5
Std Dev 1.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 29.8
Std Dev 3.548
Gaus mean : 30.3601
Gaus Width: 3.7536
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 144
Mean 37.15
Std Dev 3.271
Gaus mean : 37.7259
Gaus Width: 3.4617
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 43.78
Std Dev 3.05
Gaus mean : 44.2046
Gaus Width: 2.9947
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 50.53
Std Dev 2.829
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch43, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 56.84
Std Dev 2.907
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch43, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 87
Mean 58.67
Std Dev 9.339
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 6
Mean 62.17
Std Dev 1.067
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch43, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch44, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 28.65
Std Dev 3.238
Gaus mean : 28.8185
Gaus Width: 3.5462
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch44, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 35.21
Std Dev 3.126
Gaus mean : 35.7353
Gaus Width: 3.1843
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch44, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 41.35
Std Dev 3.275
Gaus mean : 41.6259
Gaus Width: 3.2451
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch44, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 47.48
Std Dev 3.225
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch44, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 53.6
Std Dev 3.396
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch44, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 59.17
Std Dev 2.612
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch44, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 23
Mean 56.43
Std Dev 17.45
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch44, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 41.4
Std Dev 26.1
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 31.21
Std Dev 3.437
Gaus mean : 31.5960
Gaus Width: 3.4027
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 38.42
Std Dev 3.58
Gaus mean : 38.8438
Gaus Width: 3.6568
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 44.81
Std Dev 3.392
Gaus mean : 45.1520
Gaus Width: 3.3393
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 50.21
Std Dev 3.649
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 56.29
Std Dev 3.239
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 58.99
Std Dev 9.327
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch45, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 61.29
Std Dev 1.485
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch45, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch46, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 28.9
Std Dev 4.29
Gaus mean : 29.4333
Gaus Width: 3.4428
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 34.64
Std Dev 3.201
Gaus mean : 35.1072
Gaus Width: 3.1244
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 40.42
Std Dev 3.376
Gaus mean : 40.8101
Gaus Width: 3.3990
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 155
Mean 47.54
Std Dev 3.468
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 54.05
Std Dev 2.968
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 58.44
Std Dev 6.286
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch46, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 29
Mean 59.62
Std Dev 11.35
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch46, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 51
Std Dev 17.38
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 160
Mean 29.33
Std Dev 3.476
Gaus mean : 29.8568
Gaus Width: 3.1795
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 36.07
Std Dev 3.116
Gaus mean : 36.6336
Gaus Width: 2.9478
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 154
Mean 42.84
Std Dev 3.718
Gaus mean : 43.0870
Gaus Width: 3.7100
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 49.52
Std Dev 3.419
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 55.41
Std Dev 3.19
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 90
Mean 59.47
Std Dev 6.699
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch47, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 56.55
Std Dev 17.92
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch47, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch48, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 30.07
Std Dev 4.113
Gaus mean : 30.7508
Gaus Width: 3.0543
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch48, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 37.18
Std Dev 3.29
Gaus mean : 37.1683
Gaus Width: 4.0323
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch48, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 44.14
Std Dev 3.21
Gaus mean : 44.6726
Gaus Width: 3.4229
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch48, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 50.48
Std Dev 2.938
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch48, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 55.75
Std Dev 3.141
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch48, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 77
Mean 59.69
Std Dev 7.123
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch48, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 61.77
Std Dev 1.31
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch48, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 6
Std Dev 10.39
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 29.31
Std Dev 3.699
Gaus mean : 29.9118
Gaus Width: 3.6865
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 36.25
Std Dev 3.539
Gaus mean : 36.9503
Gaus Width: 3.7551
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 41.62
Std Dev 3.554
Gaus mean : 42.3388
Gaus Width: 3.4110
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 48.15
Std Dev 3.688
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 54.28
Std Dev 3.146
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch49, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 58.32
Std Dev 8.437
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 61.93
Std Dev 1.334
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch49, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch50, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 30.91
Std Dev 5.189
Gaus mean : 32.1829
Gaus Width: 3.3879
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch50, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 38.11
Std Dev 3.454
Gaus mean : 38.5024
Gaus Width: 3.8005
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch50, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 44.61
Std Dev 3.238
Gaus mean : 45.3089
Gaus Width: 3.3465
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch50, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 51.2
Std Dev 3.586
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch50, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 96
Mean 56.59
Std Dev 2.953
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch50, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 80
Mean 59.15
Std Dev 9.675
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch50, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch50, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch51, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 29.62
Std Dev 3.945
Gaus mean : 30.4514
Gaus Width: 3.0861
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch51, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 155
Mean 36.61
Std Dev 3.54
Gaus mean : 36.8215
Gaus Width: 3.3861
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch51, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 43.42
Std Dev 3.178
Gaus mean : 43.9109
Gaus Width: 2.9071
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch51, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 49.16
Std Dev 3.089
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch51, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 55.57
Std Dev 3.017
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch51, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 59.63
Std Dev 6.217
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch51, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch51, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch52, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 159
Mean 27.53
Std Dev 4.025
Gaus mean : 28.5951
Gaus Width: 3.2678
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 35.11
Std Dev 3.216
Gaus mean : 35.7072
Gaus Width: 3.1634
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 41.25
Std Dev 3.352
Gaus mean : 41.7445
Gaus Width: 3.3694
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 48.07
Std Dev 3.48
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 90
Mean 53.36
Std Dev 3.167
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 58.41
Std Dev 2.75
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch52, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 44
Mean 58.45
Std Dev 12.86
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch52, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 40.67
Std Dev 28.8
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 29.76
Std Dev 3.112
Gaus mean : 30.6448
Gaus Width: 3.4820
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 35.7
Std Dev 3.407
Gaus mean : 36.3137
Gaus Width: 3.5840
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 42.49
Std Dev 2.863
Gaus mean : 43.1606
Gaus Width: 2.9889
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 174
Mean 49.68
Std Dev 3.64
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 56.1
Std Dev 3.196
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch53, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 59.69
Std Dev 6.623
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch53, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 52.86
Std Dev 21.62
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch53, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 42
Std Dev 19
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch54, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 31.19
Std Dev 2.958
Gaus mean : 31.7825
Gaus Width: 3.2411
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch54, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 37.93
Std Dev 3.162
Gaus mean : 38.1605
Gaus Width: 3.1884
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch54, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 44.3
Std Dev 3.159
Gaus mean : 44.8548
Gaus Width: 3.1114
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch54, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 50.29
Std Dev 3.069
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch54, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 56.01
Std Dev 3.522
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch54, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 82
Mean 58.49
Std Dev 9.554
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch54, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 61.23
Std Dev 2.118
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch54, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch55, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 144
Mean 27.79
Std Dev 4.175
Gaus mean : 28.7611
Gaus Width: 3.7701
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch55, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 164
Mean 35.55
Std Dev 3.747
Gaus mean : 36.1777
Gaus Width: 3.8834
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch55, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 42.57
Std Dev 3.225
Gaus mean : 43.3862
Gaus Width: 3.6713
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch55, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 48.53
Std Dev 3.751
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch55, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 54.88
Std Dev 3.233
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch55, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 87
Mean 58.51
Std Dev 6.87
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch55, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 32
Mean 59.66
Std Dev 10.79
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch55, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 10
Std Dev 10
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch56, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 27.76
Std Dev 3.119
Gaus mean : 28.5278
Gaus Width: 3.4457
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 33.81
Std Dev 3.369
Gaus mean : 33.9975
Gaus Width: 3.0228
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 40.39
Std Dev 3.539
Gaus mean : 40.9038
Gaus Width: 3.4894
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 47.22
Std Dev 3.485
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 53.66
Std Dev 3.035
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 58.42
Std Dev 2.889
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch56, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 34
Mean 57.97
Std Dev 14.56
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch56, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 36
Std Dev 25.82
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch57, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 30.89
Std Dev 3.475
Gaus mean : 31.4005
Gaus Width: 3.4942
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch57, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 37.25
Std Dev 3.525
Gaus mean : 37.8743
Gaus Width: 3.7043
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch57, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 42.55
Std Dev 3.176
Gaus mean : 43.0412
Gaus Width: 3.2466
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch57, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 49.32
Std Dev 3.117
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch57, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 55.58
Std Dev 5.882
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch57, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 82
Mean 59.37
Std Dev 7.02
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch57, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 9
Mean 62
Std Dev 1.563
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch57, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 21.5
Std Dev 25.35
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 163
Mean 28.26
Std Dev 4.801
Gaus mean : 29.1655
Gaus Width: 3.9111
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 35.28
Std Dev 3.253
Gaus mean : 35.7220
Gaus Width: 3.4346
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 41.91
Std Dev 3.213
Gaus mean : 42.5378
Gaus Width: 3.3903
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 47.98
Std Dev 3.33
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 53.89
Std Dev 3.275
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 58.61
Std Dev 6.264
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 25
Mean 59.04
Std Dev 12.11
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch58, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 9.5
Std Dev 9.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch59, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 160
Mean 31.92
Std Dev 3.393
Gaus mean : 32.5275
Gaus Width: 3.6852
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch59, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 38.76
Std Dev 3.644
Gaus mean : 39.0579
Gaus Width: 3.5395
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch59, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 44.13
Std Dev 3.353
Gaus mean : 44.2337
Gaus Width: 3.2765
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch59, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 178
Mean 50.66
Std Dev 3.905
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch59, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 56.99
Std Dev 6.646
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch59, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 71
Mean 59.83
Std Dev 7.387
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch59, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 62.8
Std Dev 0.4
Entry
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch59, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch60, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 28.71
Std Dev 3.271
Gaus mean : 29.2194
Gaus Width: 3.1443
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 34.97
Std Dev 3.355
Gaus mean : 35.2835
Gaus Width: 3.4433
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 41.17
Std Dev 3.254
Gaus mean : 41.3670
Gaus Width: 3.2954
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 154
Mean 47.99
Std Dev 3.92
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 53.99
Std Dev 3.204
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch60, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 58.64
Std Dev 6.107
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 18
Mean 58.5
Std Dev 14.26
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch60, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch61, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 30.27
Std Dev 3.112
Gaus mean : 30.7180
Gaus Width: 3.3363
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 36.29
Std Dev 3.12
Gaus mean : 37.0267
Gaus Width: 3.2237
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 42.96
Std Dev 3.174
Gaus mean : 43.5206
Gaus Width: 3.2809
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 49.49
Std Dev 3.667
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 55.19
Std Dev 2.869
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 58.75
Std Dev 8.666
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch61, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 12
Mean 62.33
Std Dev 1.179
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch61, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 24
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch62, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 30.01
Std Dev 5.38
Gaus mean : 31.3766
Gaus Width: 3.2090
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch62, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 37.82
Std Dev 3.08
Gaus mean : 38.1730
Gaus Width: 3.1339
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch62, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 43.34
Std Dev 3.46
Gaus mean : 44.0671
Gaus Width: 3.1980
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch62, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 48.52
Std Dev 3.437
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch62, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 55.05
Std Dev 3.063
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch62, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 84
Mean 59.45
Std Dev 6.891
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch62, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 21
Mean 58.48
Std Dev 13.14
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch62, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 31.17
Std Dev 2.991
Gaus mean : 31.4757
Gaus Width: 3.3256
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 37.77
Std Dev 3.502
Gaus mean : 38.4394
Gaus Width: 3.9437
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 43.63
Std Dev 3.37
Gaus mean : 44.2639
Gaus Width: 3.2707
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 49.74
Std Dev 3.163
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch63, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 55.45
Std Dev 3.367
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 58.84
Std Dev 8.67
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch63, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 61.75
Std Dev 1.299
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch63, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 23
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch64, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 28.23
Std Dev 4.236
Gaus mean : 28.7858
Gaus Width: 3.6217
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch64, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 144
Mean 35.51
Std Dev 3.541
Gaus mean : 36.0915
Gaus Width: 3.7522
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch64, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 41.95
Std Dev 3.346
Gaus mean : 42.4523
Gaus Width: 3.2585
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch64, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 48.04
Std Dev 3.133
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch64, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 53.83
Std Dev 3.2
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch64, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 58.73
Std Dev 3.016
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch64, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 29
Mean 59.62
Std Dev 11.31
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch64, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 19.67
Std Dev 27.81
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch65, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 31.57
Std Dev 3.024
Gaus mean : 31.8133
Gaus Width: 2.8575
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch65, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 37.32
Std Dev 3.539
Gaus mean : 37.9039
Gaus Width: 3.3009
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch65, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 43.33
Std Dev 3.327
Gaus mean : 43.9430
Gaus Width: 3.5476
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch65, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 50.49
Std Dev 3.394
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch65, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 56.38
Std Dev 3.134
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch65, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 72
Mean 59.69
Std Dev 7.399
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch65, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 15
Mean 57.27
Std Dev 15.36
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch65, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch66, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 30.99
Std Dev 3.14
Gaus mean : 31.5949
Gaus Width: 3.4256
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 38.09
Std Dev 3.575
Gaus mean : 39.0196
Gaus Width: 3.9604
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 43.34
Std Dev 3.341
Gaus mean : 43.9540
Gaus Width: 3.6294
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 154
Mean 50.55
Std Dev 3.492
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 56.77
Std Dev 3.265
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 76
Mean 58.99
Std Dev 9.944
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch66, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch66, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 5.75
Std Dev 9.959
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 164
Mean 29.52
Std Dev 3.449
Gaus mean : 30.1306
Gaus Width: 3.5460
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 36.84
Std Dev 3.109
Gaus mean : 37.4263
Gaus Width: 3.0975
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 43.19
Std Dev 3.017
Gaus mean : 43.6091
Gaus Width: 3.3326
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 168
Mean 49.68
Std Dev 4.201
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 55.59
Std Dev 3.549
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch67, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 60.03
Std Dev 2.394
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch67, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 50.27
Std Dev 23.77
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch67, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch68, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 29.88
Std Dev 3.261
Gaus mean : 30.2323
Gaus Width: 3.3613
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 36.25
Std Dev 3.072
Gaus mean : 36.9869
Gaus Width: 2.9545
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 41.87
Std Dev 3.44
Gaus mean : 42.4451
Gaus Width: 3.6678
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 47.59
Std Dev 3.373
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 54
Std Dev 3.31
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch68, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 58.58
Std Dev 6.515
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 26
Mean 59.12
Std Dev 11.94
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch68, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 38.43
Std Dev 27.99
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 160
Mean 28.12
Std Dev 4.79
Gaus mean : 28.9542
Gaus Width: 3.3309
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 36.1
Std Dev 3.747
Gaus mean : 36.5410
Gaus Width: 3.7235
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 42.16
Std Dev 3.244
Gaus mean : 42.1800
Gaus Width: 2.7719
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 48.52
Std Dev 3.329
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch69, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 54.65
Std Dev 3.239
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch69, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 58.54
Std Dev 8.551
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 61.71
Std Dev 1.332
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch69, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch70, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 30.3
Std Dev 4.155
Gaus mean : 31.1561
Gaus Width: 3.1674
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch70, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 36.88
Std Dev 3.302
Gaus mean : 37.3643
Gaus Width: 3.3685
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch70, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 43.58
Std Dev 2.78
Gaus mean : 44.0414
Gaus Width: 2.9697
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch70, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 49.28
Std Dev 3.214
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch70, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 55.37
Std Dev 3.045
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch70, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 90
Mean 59.44
Std Dev 6.693
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch70, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 15
Mean 57.53
Std Dev 15.41
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch70, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 12.5
Std Dev 12.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch71, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 29.03
Std Dev 4.831
Gaus mean : 30.2552
Gaus Width: 3.1040
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 35.32
Std Dev 3.197
Gaus mean : 35.8429
Gaus Width: 2.8323
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 156
Mean 42.49
Std Dev 3.381
Gaus mean : 42.9642
Gaus Width: 3.4803
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 49.42
Std Dev 3.623
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 56.01
Std Dev 3.422
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 58.63
Std Dev 9.428
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 61.57
Std Dev 0.4949
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch71, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 20
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch72, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 100
Mean 31.8
Std Dev 4.427
Gaus mean : 32.2609
Gaus Width: 3.3308
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch72, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 168
Mean 38.62
Std Dev 3.671
Gaus mean : 38.8703
Gaus Width: 3.6417
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch72, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 45.07
Std Dev 3.132
Gaus mean : 45.6877
Gaus Width: 3.0887
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch72, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 50.95
Std Dev 3.115
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch72, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 56.32
Std Dev 3.022
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch72, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 77
Mean 59.57
Std Dev 7.19
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch72, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 11
Mean 56.36
Std Dev 17.85
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch72, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 179
Mean 28.4
Std Dev 3.944
Gaus mean : 28.8289
Gaus Width: 4.0938
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 35.91
Std Dev 3.467
Gaus mean : 36.8648
Gaus Width: 3.4523
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 42.37
Std Dev 3.419
Gaus mean : 43.0846
Gaus Width: 3.6961
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 48.5
Std Dev 3.169
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 55.2
Std Dev 3.71
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch73, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 83
Mean 58.23
Std Dev 9.454
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch73, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 15
Mean 62.07
Std Dev 1.062
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch73, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch74, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 27.59
Std Dev 3.569
Gaus mean : 28.2355
Gaus Width: 3.6429
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch74, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 34.24
Std Dev 3.239
Gaus mean : 34.8605
Gaus Width: 3.1451
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch74, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 40.9
Std Dev 3.54
Gaus mean : 41.2450
Gaus Width: 3.5633
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch74, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 47.14
Std Dev 3.21
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch74, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 52.65
Std Dev 3.314
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch74, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 57.58
Std Dev 5.957
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch74, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 38
Mean 61.66
Std Dev 1.13
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch74, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 21
Std Dev 29.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch75, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 30.12
Std Dev 3.14
Gaus mean : 30.5477
Gaus Width: 3.3728
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch75, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 36.5
Std Dev 3.543
Gaus mean : 36.7625
Gaus Width: 3.4706
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch75, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 42.95
Std Dev 3.417
Gaus mean : 43.8714
Gaus Width: 3.3846
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch75, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 49.08
Std Dev 3.419
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch75, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 55.3
Std Dev 3.377
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch75, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 58.39
Std Dev 8.549
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch75, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 62
Std Dev 1.569
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch75, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch76, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 28.71
Std Dev 4.3
Gaus mean : 29.5414
Gaus Width: 3.4745
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch76, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 35.66
Std Dev 3.671
Gaus mean : 36.0492
Gaus Width: 3.7422
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch76, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 41.49
Std Dev 3.477
Gaus mean : 41.8015
Gaus Width: 3.3901
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch76, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 48.17
Std Dev 3.116
Entry
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch76, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 54.46
Std Dev 3.381
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch76, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 59.13
Std Dev 3.045
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch76, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 27
Mean 56.67
Std Dev 16.11
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch76, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 31
Std Dev 31
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch77, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 156
Mean 28.72
Std Dev 4.957
Gaus mean : 29.3862
Gaus Width: 3.4060
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 36.52
Std Dev 3.544
Gaus mean : 37.0910
Gaus Width: 3.7317
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 42.52
Std Dev 3.497
Gaus mean : 42.9567
Gaus Width: 4.0081
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 49.17
Std Dev 3.551
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 55.55
Std Dev 3.312
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 88
Mean 59.65
Std Dev 6.727
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch77, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 55.7
Std Dev 18.59
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch77, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch78, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 29.52
Std Dev 3.214
Gaus mean : 29.9821
Gaus Width: 3.4562
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch78, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 35.63
Std Dev 3.127
Gaus mean : 36.0781
Gaus Width: 3.2275
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch78, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 41.91
Std Dev 3.68
Gaus mean : 42.4380
Gaus Width: 3.7558
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch78, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 81
Mean 47.6
Std Dev 2.93
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch78, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 53.43
Std Dev 3.568
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch78, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 57.87
Std Dev 6.59
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch78, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 38
Mean 59.68
Std Dev 9.992
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch78, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 46.86
Std Dev 24.69
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch79, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 30.19
Std Dev 3.261
Gaus mean : 30.5530
Gaus Width: 3.4414
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch79, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 158
Mean 36.96
Std Dev 3.362
Gaus mean : 37.3600
Gaus Width: 3.3678
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch79, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 44.13
Std Dev 2.921
Gaus mean : 44.6398
Gaus Width: 2.9900
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch79, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 96
Mean 48.86
Std Dev 3.35
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch79, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 54.23
Std Dev 7.158
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch79, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 84
Mean 60.19
Std Dev 2.254
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch79, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 9
Mean 62
Std Dev 0.6667
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch79, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch80, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 30.03
Std Dev 3.488
Gaus mean : 30.6451
Gaus Width: 3.3629
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 36.32
Std Dev 3.498
Gaus mean : 37.0663
Gaus Width: 3.0672
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 41.79
Std Dev 3.134
Gaus mean : 42.1521
Gaus Width: 3.1440
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 173
Mean 49.24
Std Dev 3.631
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 56.09
Std Dev 3.035
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch80, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 72
Mean 59.32
Std Dev 7.382
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 20
Mean 58.65
Std Dev 13.53
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch80, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 61.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch81, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 180
Mean 27.98
Std Dev 4.365
Gaus mean : 28.3533
Gaus Width: 3.7661
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 35.08
Std Dev 3.002
Gaus mean : 35.6452
Gaus Width: 2.9306
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 41.56
Std Dev 3.194
Gaus mean : 42.1196
Gaus Width: 3.4200
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 47.31
Std Dev 3.234
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 53.48
Std Dev 3.879
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 58.45
Std Dev 6.577
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch81, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 28
Mean 61.57
Std Dev 1.522
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch81, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch82, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 28.38
Std Dev 3.304
Gaus mean : 28.6748
Gaus Width: 3.3264
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 155
Mean 35.65
Std Dev 3.454
Gaus mean : 35.8536
Gaus Width: 3.3703
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 42.08
Std Dev 3.063
Gaus mean : 42.7776
Gaus Width: 3.0692
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 48.36
Std Dev 3.505
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 54.1
Std Dev 3.107
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 58.01
Std Dev 6.749
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 50
Mean 60.06
Std Dev 8.783
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch82, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 10.5
Std Dev 10.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch83, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 29.81
Std Dev 3.087
Gaus mean : 30.4524
Gaus Width: 2.9612
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch83, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 169
Mean 36.91
Std Dev 3.921
Gaus mean : 37.3104
Gaus Width: 3.5762
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch83, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 43.54
Std Dev 3.399
Gaus mean : 43.8622
Gaus Width: 2.9433
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch83, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 49.34
Std Dev 3.007
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch83, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 55.71
Std Dev 3.272
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch83, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 59.48
Std Dev 2.687
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch83, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 53
Std Dev 21.68
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch83, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch84, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 28.03
Std Dev 3.177
Gaus mean : 28.4724
Gaus Width: 3.2235
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 172
Mean 35.36
Std Dev 3.491
Gaus mean : 36.0797
Gaus Width: 3.5343
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 42.61
Std Dev 3.241
Gaus mean : 43.2844
Gaus Width: 3.2248
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 47.52
Std Dev 3.204
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 53.63
Std Dev 3.279
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 57.75
Std Dev 8.288
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 26
Mean 61.62
Std Dev 1.243
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch84, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 26.25
Std Dev 22.88
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 28.73
Std Dev 4.216
Gaus mean : 29.3747
Gaus Width: 3.4690
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 35.64
Std Dev 3.495
Gaus mean : 36.4559
Gaus Width: 3.4536
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 42.32
Std Dev 3.259
Gaus mean : 42.4999
Gaus Width: 3.1440
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 48.5
Std Dev 3.271
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch85, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 95
Mean 53.87
Std Dev 3.075
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch85, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 58.05
Std Dev 7.964
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 21
Mean 61
Std Dev 2.047
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch85, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 16.6
Std Dev 24.11
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 29.42
Std Dev 5.487
Gaus mean : 30.8813
Gaus Width: 3.1254
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 36.58
Std Dev 3.109
Gaus mean : 36.9041
Gaus Width: 3.3123
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 42.35
Std Dev 2.98
Gaus mean : 43.1008
Gaus Width: 3.2601
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 48.35
Std Dev 3.604
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 54.69
Std Dev 3.489
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 93
Mean 58.72
Std Dev 9.053
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 61.15
Std Dev 1.747
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch86, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch87, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 155
Mean 29.68
Std Dev 3.259
Gaus mean : 30.1598
Gaus Width: 3.3388
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 114
Mean 37.05
Std Dev 2.934
Gaus mean : 37.5762
Gaus Width: 2.9294
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 42.53
Std Dev 3.514
Gaus mean : 43.0838
Gaus Width: 3.6819
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 159
Mean 49.48
Std Dev 3.505
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 55.95
Std Dev 2.778
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 100
Mean 58.6
Std Dev 8.743
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 61.43
Std Dev 1.841
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch87, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch88, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 28.16
Std Dev 4.112
Gaus mean : 29.1589
Gaus Width: 3.2225
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 34.72
Std Dev 3.127
Gaus mean : 35.2698
Gaus Width: 3.0841
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 41.4
Std Dev 3.159
Gaus mean : 41.7332
Gaus Width: 3.3794
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 46.76
Std Dev 3.552
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 54.06
Std Dev 3.475
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 57.97
Std Dev 6.629
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch88, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 34
Mean 59.76
Std Dev 10.49
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch88, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch89, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 151
Mean 29.45
Std Dev 4.928
Gaus mean : 30.4952
Gaus Width: 3.5562
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch89, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 36.73
Std Dev 3.698
Gaus mean : 37.4167
Gaus Width: 3.5362
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch89, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 43.98
Std Dev 3.389
Gaus mean : 44.4651
Gaus Width: 3.5129
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch89, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 49.41
Std Dev 3.68
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch89, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 55.77
Std Dev 3.041
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch89, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 86
Mean 59.64
Std Dev 6.815
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch89, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 8
Mean 53.88
Std Dev 20.4
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch89, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 21
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 29.73
Std Dev 4.27
Gaus mean : 30.6366
Gaus Width: 3.1813
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 36.09
Std Dev 3.624
Gaus mean : 36.7022
Gaus Width: 3.6896
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 42.33
Std Dev 3.354
Gaus mean : 42.7002
Gaus Width: 3.5644
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 48.59
Std Dev 3.682
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 54.73
Std Dev 3.161
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch90, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 58.74
Std Dev 6.346
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 26
Mean 58.92
Std Dev 11.94
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch90, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 12.6
Std Dev 25.2
Entry
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch91, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 30.2
Std Dev 4.323
Gaus mean : 30.6701
Gaus Width: 3.6135
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 163
Mean 37.21
Std Dev 3.725
Gaus mean : 37.4728
Gaus Width: 4.1226
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 44.4
Std Dev 3.431
Gaus mean : 44.7877
Gaus Width: 3.4458
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 50.57
Std Dev 3.679
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 73
Mean 56.01
Std Dev 3.13
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch91, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 58.66
Std Dev 8.503
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 7
Mean 62.14
Std Dev 1.125
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch91, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 21
Std Dev 25.32
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 29.87
Std Dev 4.223
Gaus mean : 30.4978
Gaus Width: 3.5056
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 36.27
Std Dev 3.318
Gaus mean : 36.9047
Gaus Width: 3.1832
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 42.74
Std Dev 3.337
Gaus mean : 42.9494
Gaus Width: 3.5066
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 49.52
Std Dev 3.571
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 119
Mean 55.63
Std Dev 3.355
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch92, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 81
Mean 58.75
Std Dev 9.606
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 61.21
Std Dev 1.897
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch92, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 19
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 29.96
Std Dev 3.217
Gaus mean : 30.3501
Gaus Width: 3.2838
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 36.36
Std Dev 3.331
Gaus mean : 36.8366
Gaus Width: 3.2991
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 43.53
Std Dev 3.347
Gaus mean : 44.2118
Gaus Width: 2.7587
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 49.9
Std Dev 2.944
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 56.03
Std Dev 3.132
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch93, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 85
Mean 59.21
Std Dev 6.954
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 13
Mean 56.85
Std Dev 16.45
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch93, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch94, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 29.21
Std Dev 2.855
Gaus mean : 29.5876
Gaus Width: 2.7999
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 34.37
Std Dev 3.236
Gaus mean : 34.8124
Gaus Width: 2.8410
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 41.11
Std Dev 3.344
Gaus mean : 41.6235
Gaus Width: 3.3923
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 47.53
Std Dev 3.332
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 54.02
Std Dev 3.211
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 58.84
Std Dev 6.595
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 27
Mean 59.3
Std Dev 11.72
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch94, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 28.33
Std Dev 25.59
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 28.64
Std Dev 3.439
Gaus mean : 29.1016
Gaus Width: 3.4913
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 36.22
Std Dev 3.491
Gaus mean : 36.4414
Gaus Width: 3.0441
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 42.65
Std Dev 3.358
Gaus mean : 43.0253
Gaus Width: 3.0254
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 48.72
Std Dev 3.659
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 54.06
Std Dev 3.642
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 90
Mean 58.86
Std Dev 6.681
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 28
Mean 59.21
Std Dev 11.48
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch95, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch96, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 29.18
Std Dev 4.42
Gaus mean : 29.9998
Gaus Width: 3.8365
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 36.38
Std Dev 3.168
Gaus mean : 36.7970
Gaus Width: 3.0504
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 42.03
Std Dev 3.2
Gaus mean : 42.6909
Gaus Width: 3.2506
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 47.23
Std Dev 3.5
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 53.63
Std Dev 3.126
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch96, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 58.88
Std Dev 6.408
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 27
Mean 58.93
Std Dev 11.67
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch96, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch97, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 30.19
Std Dev 4.234
Gaus mean : 30.7155
Gaus Width: 3.5048
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 36.84
Std Dev 3.12
Gaus mean : 37.5314
Gaus Width: 3.1270
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 156
Mean 43.48
Std Dev 3.884
Gaus mean : 44.1295
Gaus Width: 3.6846
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 50.1
Std Dev 3.341
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 56.01
Std Dev 3.403
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 88
Mean 58.62
Std Dev 9.221
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 8
Mean 62
Std Dev 1
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch97, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch98, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 28.89
Std Dev 5.232
Gaus mean : 29.7086
Gaus Width: 3.1763
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 155
Mean 36.06
Std Dev 3.316
Gaus mean : 36.5986
Gaus Width: 3.4743
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 43.42
Std Dev 3.678
Gaus mean : 43.8593
Gaus Width: 3.7270
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 49.23
Std Dev 3.286
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 55.04
Std Dev 3.477
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 58.26
Std Dev 8.84
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 17
Mean 61.53
Std Dev 1.5
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch98, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 10.5
Std Dev 10.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch99, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 147
Mean 28.07
Std Dev 5.456
Gaus mean : 29.1661
Gaus Width: 3.6971
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch99, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 97
Mean 35.05
Std Dev 3.521
Gaus mean : 35.3844
Gaus Width: 3.5054
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch99, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 160
Mean 40.99
Std Dev 3.737
Gaus mean : 41.4036
Gaus Width: 3.6602
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch99, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 48.5
Std Dev 3.25
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch99, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 54.78
Std Dev 3.24
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch99, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 58.4
Std Dev 9.188
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch99, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 20
Mean 61.8
Std Dev 0.9798
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch99, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch100, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 30.32
Std Dev 3.612
Gaus mean : 30.7778
Gaus Width: 3.5604
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch100, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 36.35
Std Dev 3.23
Gaus mean : 36.6970
Gaus Width: 3.2403
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch100, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 42.4
Std Dev 3.41
Gaus mean : 42.9425
Gaus Width: 2.9573
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch100, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 161
Mean 49.59
Std Dev 3.486
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch100, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 93
Mean 55.71
Std Dev 3.018
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch100, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 85
Mean 59.15
Std Dev 6.757
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch100, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 22
Mean 59.45
Std Dev 13.01
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch100, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch101, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 28.96
Std Dev 3.634
Gaus mean : 29.2692
Gaus Width: 3.7090
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 35.78
Std Dev 3.38
Gaus mean : 36.4685
Gaus Width: 3.4325
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 157
Mean 43.3
Std Dev 3.595
Gaus mean : 43.9164
Gaus Width: 3.5865
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 50.14
Std Dev 3.677
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 55.64
Std Dev 3.216
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 59.08
Std Dev 6.776
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 17
Mean 57.76
Std Dev 14.55
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch101, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch102, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 28.54
Std Dev 4.259
Gaus mean : 29.3555
Gaus Width: 3.4004
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 145
Mean 35.72
Std Dev 3.473
Gaus mean : 35.9230
Gaus Width: 3.4413
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 41.86
Std Dev 3.279
Gaus mean : 42.2446
Gaus Width: 3.6173
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 47.17
Std Dev 3.521
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 52.43
Std Dev 3.175
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 57.66
Std Dev 6.102
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 39
Mean 59.9
Std Dev 9.842
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch102, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 48.2
Std Dev 24.14
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch103, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 30.39
Std Dev 4.226
Gaus mean : 31.1017
Gaus Width: 3.2579
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch103, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 37
Std Dev 3.204
Gaus mean : 37.2807
Gaus Width: 3.3171
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch103, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 43.02
Std Dev 3.715
Gaus mean : 43.3167
Gaus Width: 3.8657
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch103, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 49.4
Std Dev 3.407
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch103, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 54.98
Std Dev 3.03
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch103, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 58.94
Std Dev 8.461
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch103, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 61.8
Std Dev 1.077
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch103, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 7.333
Std Dev 10.37
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 29.26
Std Dev 4.269
Gaus mean : 30.0301
Gaus Width: 3.3363
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 35.99
Std Dev 3.405
Gaus mean : 36.4360
Gaus Width: 3.5352
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 42.52
Std Dev 3.124
Gaus mean : 43.1229
Gaus Width: 3.3360
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 139
Mean 48.76
Std Dev 3.572
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 117
Mean 54.24
Std Dev 6.091
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch104, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 59.75
Std Dev 2.156
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch104, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 21
Mean 58.86
Std Dev 13.23
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L001S, U17-ch104, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 60
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch105, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 169
Mean 28.9
Std Dev 4.761
Gaus mean : 29.9138
Gaus Width: 3.5656
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 36.93
Std Dev 3.24
Gaus mean : 37.4739
Gaus Width: 3.2514
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 42.94
Std Dev 3.149
Gaus mean : 43.2200
Gaus Width: 3.3482
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 48.76
Std Dev 3.669
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 54.55
Std Dev 3.251
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch105, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 96
Mean 58.32
Std Dev 8.862
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 21
Mean 61.81
Std Dev 1.096
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch105, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 7
Std Dev 9.899
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 29.16
Std Dev 4.332
Gaus mean : 29.8278
Gaus Width: 3.5929
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 35.63
Std Dev 3.429
Gaus mean : 35.6902
Gaus Width: 3.1489
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 41.98
Std Dev 3.247
Gaus mean : 42.1181
Gaus Width: 3.4614
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 118
Mean 48.49
Std Dev 3.162
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 53.79
Std Dev 3.303
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 58
Std Dev 8.056
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 19
Mean 62.05
Std Dev 1.317
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch106, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch107, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 133
Mean 30.67
Std Dev 4.54
Gaus mean : 31.0649
Gaus Width: 3.5787
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 37.88
Std Dev 3.81
Gaus mean : 38.4093
Gaus Width: 4.0596
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 45.2
Std Dev 3.432
Gaus mean : 45.9425
Gaus Width: 3.7837
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 51.62
Std Dev 3.137
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch107, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 95
Mean 56.15
Std Dev 6.495
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 83
Mean 59.77
Std Dev 7.005
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 61
Std Dev 0.6325
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch107, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 28.93
Std Dev 4.297
Gaus mean : 29.6564
Gaus Width: 3.7067
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 35.53
Std Dev 3.581
Gaus mean : 35.9777
Gaus Width: 3.8370
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 41.42
Std Dev 3.058
Gaus mean : 42.1140
Gaus Width: 3.2086
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 132
Mean 47.86
Std Dev 3.215
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 54.2
Std Dev 3.168
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch108, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 78
Mean 59.04
Std Dev 2.41
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch108, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 41
Mean 58.44
Std Dev 13.34
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch108, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 6
Mean 48.33
Std Dev 20.04
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 30.31
Std Dev 3.31
Gaus mean : 31.1122
Gaus Width: 3.0960
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 37.41
Std Dev 3.373
Gaus mean : 38.0727
Gaus Width: 3.4010
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 43.67
Std Dev 3.284
Gaus mean : 44.0248
Gaus Width: 3.2549
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 49.67
Std Dev 3.574
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 55.39
Std Dev 3.109
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch109, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 104
Mean 58.81
Std Dev 8.598
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 6
Mean 62.33
Std Dev 0.9428
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch109, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch110, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 28.89
Std Dev 4.168
Gaus mean : 29.8136
Gaus Width: 3.2529
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 35.92
Std Dev 3.18
Gaus mean : 36.6503
Gaus Width: 2.7751
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 43.34
Std Dev 3.23
Gaus mean : 43.9159
Gaus Width: 2.8734
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 102
Mean 48.99
Std Dev 3.288
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 54.52
Std Dev 3.435
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 57.96
Std Dev 8.785
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch110, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 27
Mean 61.48
Std Dev 1.951
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch110, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch111, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 29.7
Std Dev 5.074
Gaus mean : 30.8048
Gaus Width: 3.1325
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 37.27
Std Dev 3.622
Gaus mean : 37.7247
Gaus Width: 3.5880
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 122
Mean 43.57
Std Dev 3.495
Gaus mean : 43.8975
Gaus Width: 3.5805
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 49.98
Std Dev 3.577
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 55.36
Std Dev 3.095
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 58.46
Std Dev 8.395
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 12
Mean 61.67
Std Dev 1.179
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch111, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch112, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 28.72
Std Dev 3.398
Gaus mean : 29.1669
Gaus Width: 3.7764
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 176
Mean 36.41
Std Dev 3.908
Gaus mean : 36.8480
Gaus Width: 3.9897
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 42.79
Std Dev 3.107
Gaus mean : 43.5865
Gaus Width: 3.3864
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 47.43
Std Dev 3.292
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 53.54
Std Dev 3.489
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 58.94
Std Dev 6.433
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 25
Mean 58.64
Std Dev 12.12
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch112, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch113, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 29.67
Std Dev 5.154
Gaus mean : 30.6726
Gaus Width: 3.1596
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 36.13
Std Dev 3.341
Gaus mean : 36.4293
Gaus Width: 3.4864
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 150
Mean 43.25
Std Dev 3.692
Gaus mean : 43.8138
Gaus Width: 3.7265
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 49.99
Std Dev 3.858
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 109
Mean 55.55
Std Dev 3.322
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 58.95
Std Dev 8.983
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 6
Mean 61.67
Std Dev 0.7454
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L001S, U17-ch113, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch114, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 103
Mean 28.35
Std Dev 4.263
Gaus mean : 29.2310
Gaus Width: 3.5045
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 34.63
Std Dev 3.505
Gaus mean : 35.3095
Gaus Width: 3.4125
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 41.59
Std Dev 3.264
Gaus mean : 42.2390
Gaus Width: 3.0542
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 48.47
Std Dev 3.429
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 108
Mean 54.02
Std Dev 3.223
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch114, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 57.93
Std Dev 8.45
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 24
Mean 61.92
Std Dev 1.037
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L001S, U17-ch114, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 47
Std Dev 27.14
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 28.45
Std Dev 3.504
Gaus mean : 29.0396
Gaus Width: 3.2921
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 35.51
Std Dev 3.402
Gaus mean : 35.7995
Gaus Width: 3.5041
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 42.14
Std Dev 3.336
Gaus mean : 42.5433
Gaus Width: 3.6302
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 136
Mean 49.04
Std Dev 3.72
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch115, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 54.57
Std Dev 3.314
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 100
Mean 58.5
Std Dev 8.705
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 16
Mean 61.38
Std Dev 1.576
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch115, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 31.25
Std Dev 31.25
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 113
Mean 29.98
Std Dev 3.207
Gaus mean : 30.1242
Gaus Width: 3.2610
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 143
Mean 36.36
Std Dev 3.327
Gaus mean : 36.8291
Gaus Width: 3.5189
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 94
Mean 42.15
Std Dev 3.242
Gaus mean : 42.8680
Gaus Width: 3.4959
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 47.81
Std Dev 3.53
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 124
Mean 53.95
Std Dev 3.592
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 106
Mean 57.64
Std Dev 8.539
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch116, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 27
Mean 61.48
Std Dev 1.548
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch116, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 34
Std Dev 19.87
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 142
Mean 30.32
Std Dev 5.096
Gaus mean : 31.0032
Gaus Width: 3.2776
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 37.55
Std Dev 3.495
Gaus mean : 37.8021
Gaus Width: 3.5321
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 144
Mean 44.23
Std Dev 3.566
Gaus mean : 44.2365
Gaus Width: 3.3402
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 50.86
Std Dev 3.474
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch117, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 56.03
Std Dev 3.022
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 96
Mean 58.92
Std Dev 8.969
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 61.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch117, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 29.21
Std Dev 4.075
Gaus mean : 30.0973
Gaus Width: 3.3060
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 35.35
Std Dev 4.657
Gaus mean : 36.3335
Gaus Width: 3.1161
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 146
Mean 42.15
Std Dev 3.735
Gaus mean : 42.4907
Gaus Width: 3.7237
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 137
Mean 49.09
Std Dev 3.877
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 115
Mean 55.07
Std Dev 3.159
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 89
Mean 59.37
Std Dev 6.69
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 16
Mean 58
Std Dev 15.05
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch118, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 20.5
Std Dev 25.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 180
Mean 29.73
Std Dev 3.97
Gaus mean : 29.9479
Gaus Width: 4.1298
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 37.08
Std Dev 3.39
Gaus mean : 36.9709
Gaus Width: 3.5288
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 161
Mean 44.36
Std Dev 3.533
Gaus mean : 44.7572
Gaus Width: 3.4630
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 88
Mean 50.52
Std Dev 3.368
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch119, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 140
Mean 55.66
Std Dev 5.802
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 73
Mean 59.68
Std Dev 7.283
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 62.8
Std Dev 0.4
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L001S, U17-ch119, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch120, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 28.78
Std Dev 3.233
Gaus mean : 29.3576
Gaus Width: 3.6854
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 34.58
Std Dev 3.248
Gaus mean : 35.2246
Gaus Width: 3.2736
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 41.39
Std Dev 3.302
Gaus mean : 41.4894
Gaus Width: 3.1935
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 47.41
Std Dev 3.378
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 53.44
Std Dev 3.504
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 58.84
Std Dev 2.999
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 29
Mean 57
Std Dev 15.6
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch120, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 4
Mean 36
Std Dev 25.87
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 120
Mean 30.47
Std Dev 4.453
Gaus mean : 31.1532
Gaus Width: 3.4044
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 37.53
Std Dev 3.589
Gaus mean : 38.0052
Gaus Width: 3.7479
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 105
Mean 44.09
Std Dev 3.508
Gaus mean : 44.4131
Gaus Width: 3.5078
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 125
Mean 49.8
Std Dev 3.404
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 55.75
Std Dev 3.543
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 73
Mean 59.44
Std Dev 7.277
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 15
Mean 57.93
Std Dev 15.52
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch121, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch122, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 28.56
Std Dev 4.196
Gaus mean : 29.2666
Gaus Width: 3.1518
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 123
Mean 34.97
Std Dev 3.494
Gaus mean : 34.8384
Gaus Width: 3.8110
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 134
Mean 41.06
Std Dev 3.553
Gaus mean : 41.7280
Gaus Width: 3.7680
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 148
Mean 48.17
Std Dev 3.753
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 121
Mean 54.85
Std Dev 3.231
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 59.2
Std Dev 6.506
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch122, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 14
Mean 57.21
Std Dev 15.92
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch122, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 6.333
Std Dev 8.957
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 29.74
Std Dev 3.282
Gaus mean : 30.0804
Gaus Width: 3.2348
Entry
ampl
0
2
4
6
8
10
12
14
16
18
20
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 138
Mean 37.29
Std Dev 3.437
Gaus mean : 37.8515
Gaus Width: 3.5202
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 110
Mean 42.99
Std Dev 3.649
Gaus mean : 43.8093
Gaus Width: 3.2471
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 177
Mean 50.29
Std Dev 3.809
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 69
Mean 56.49
Std Dev 2.668
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 101
Mean 58.88
Std Dev 8.661
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 6
Mean 62.83
Std Dev 0.3727
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L001S, U17-ch123, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch124, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 154
Mean 31.47
Std Dev 3.581
Gaus mean : 32.2351
Gaus Width: 3.6347
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 37.98
Std Dev 3.381
Gaus mean : 38.0695
Gaus Width: 3.4022
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 161
Mean 45.17
Std Dev 3.735
Gaus mean : 45.9991
Gaus Width: 3.5444
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 91
Mean 50.98
Std Dev 3.295
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 111
Mean 56.58
Std Dev 3.152
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 78
Mean 58.38
Std Dev 9.759
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 10
Mean 62.6
Std Dev 0.4899
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch124, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 5
Mean 21.4
Std Dev 22.66
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 116
Mean 28.06
Std Dev 5.253
Gaus mean : 29.0280
Gaus Width: 3.6515
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 141
Mean 34.97
Std Dev 3.785
Gaus mean : 35.7737
Gaus Width: 3.9172
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 135
Mean 41.85
Std Dev 3.804
Gaus mean : 42.2640
Gaus Width: 3.8028
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 129
Mean 48.41
Std Dev 3.439
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 112
Mean 54.51
Std Dev 6.37
Entry
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch125, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 107
Mean 58.25
Std Dev 6.502
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 17
Mean 61.06
Std Dev 1.83
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L001S, U17-ch125, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 3
Mean 42
Std Dev 29.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 153
Mean 29.33
Std Dev 4.409
Gaus mean : 29.9697
Gaus Width: 3.7588
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 36.58
Std Dev 3.151
Gaus mean : 36.8365
Gaus Width: 3.2310
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 99
Mean 42.69
Std Dev 3.314
Gaus mean : 43.1567
Gaus Width: 3.4580
Entry
ampl
0
2
4
6
8
10
12
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 131
Mean 47.9
Std Dev 3.77
Entry
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch126, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 54.17
Std Dev 3.669
Entry
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch126, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 98
Mean 58.37
Std Dev 8.749
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 21
Mean 61.38
Std Dev 1.618
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L001S, U17-ch126, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 2
Mean 41.5
Std Dev 20.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc0
calib_packv5_042523_0143.root, FC#2, port C2
Entries 130
Mean 29.03
Std Dev 3.502
Gaus mean : 29.4562
Gaus Width: 3.5522
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc1
calib_packv5_042523_0143.root, FC#2, port C2
Entries 152
Mean 36.39
Std Dev 3.405
Gaus mean : 36.8930
Gaus Width: 3.4925
Entry
ampl
0
2
4
6
8
10
12
14
16
18
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc2
calib_packv5_042523_0143.root, FC#2, port C2
Entries 126
Mean 43.29
Std Dev 3.577
Gaus mean : 43.7243
Gaus Width: 3.2271
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc3
calib_packv5_042523_0143.root, FC#2, port C2
Entries 127
Mean 49.34
Std Dev 3.523
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc4
calib_packv5_042523_0143.root, FC#2, port C2
Entries 128
Mean 55.78
Std Dev 3.243
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc5
calib_packv5_042523_0143.root, FC#2, port C2
Entries 81
Mean 58.95
Std Dev 9.595
Entry
ampl
0
2
4
6
8
10
12
14
16
0
10
20
30
40
50
60
70


B1L001S, U17-ch127, adc6
calib_packv5_042523_0143.root, FC#2, port C2
Entries 9
Mean 62
Std Dev 1.414
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch127, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L001S, U17-ch127, adc7
calib_packv5_042523_0143.root, FC#2, port C2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl