





B0L101S, U3-ch7 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl







B0L101S, U3-ch10 2523_0143.root, FC#1, port C1











B0L101S, U3-ch14 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B0L101S, U3-ch15 calib_packv5_042523_0143.root, FC#1, port C1







B0L101S, U3-ch17 2523_0143.root, FC#1, port C1




B0L101S, U3-ch18 2523_0143.root, FC#1, port C1




B0L101S, U3-ch19 2523_0143.root, FC#1, port C1






B0L101S, U3-ch21 calib_packv5_042523_0143.root, FC#1, port C1




1


0

0




B0L101S, U3-ch23 2523_0143.root, FC#1, port C1







B0L101S, U3-ch25 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl










B0L101S, U3-ch29 2523_0143.root, FC#1, port C1






B0L101S, U3-ch31 2523_0143.root, FC#1, port C1








B0L101S, U3-ch33 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U3-ch34 2523_0143.root, FC#1, port C1
















B0L101S, U3-ch39 calib_packv5_042523_0143.root, FC#1, port C1














B0L101S, U3-ch44 2523_0143.root, FC#1, port C1




B0L101S, U3-ch45 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5




B0L101S, U3-ch46 2523_0143.root, FC#1, port C1



B0L101S, U3-ch47 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4



B0L101S, U3-ch48 calib_packv5_042523_0143.root, FC#1, port C1



B0L101S, U3-ch49 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70


ampl


10

20










B0L101S, U3-ch54 calib_packv5_042523_0143.root, FC#1, port C1



B0L101S, U3-ch55 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl




















B0L101S, U3-ch64 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U3-ch65 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5

10

20

30


40


50

60


70

ampl






B0L101S, U3-ch68 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U3-ch69 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6




B0L101S, U3-ch70 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6

1








B0L101S, U3-ch73 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0


2




B0L101S, U3-ch74 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U3-ch75 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5 10 20 30 40 50 60 70

ampl





B0L101S, U3-ch78 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B0L101S, U3-ch79 calib_packv5_042523_0143.root, FC#1, port C1 **Entries** 4 Mean 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5


4

0

0



B0L101S, U3-ch80 2523_0143.root, FC#1, port C1



B0L101S, U3-ch81 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50


60

70


ampl

10

20



B0L101S, U3-ch83 calib_packv5_042523_0143.root, FC#1, port C1



B0L101S, U3-ch84 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5

10

20

30

40

50

60

70

ampl


B0L101S, U3-ch85 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50

60


70


ampl


B0L101S, U3-ch86 2523_0143.root, FC#1, port C1




B0L101S, U3-ch87 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











B0L101S, U3-ch91 2523_0143.root, FC#1, port C1




































B0L101S, U3-ch104 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 2 Mean 2.828 Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl







B0L101S, U3-ch107 calib_packv5_042523_0143.root, FC#1, port C1 **Entries** 2 Mean 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4

2


0


0








B0L101S, U3-ch109 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl























B0L101S, U3-ch119 42523_0143.root, FC#1, port C1

