



# B1L001S, U17-ch0

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.3880**  
**Width : 2.991**  
**Height : 19.992**

Entries	755
Mean	44.38
Std Dev	11.46


ampl



# B1L001S, U17-ch1

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch2

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5990  
Width : 2.756  
Height : 20.048

Entries	733
Mean	44.98
Std Dev	11.04

ampl



# B1L001S, U17-ch3

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.3955  
Width : 2.742  
Height : 19.937

Entries	774
Mean	43.92
Std Dev	11.69

ampl



# B1L001S, U17-ch4

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8349**  
**Width : 2.575**  
**Height : 20.013**

Entries	752
Mean	44.5
Std Dev	11.3

ampl



# B1L001S, U17-ch5


calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.8715  
Width : 3.081  
Height : 20.093

Entries	753
Mean	44.47
Std Dev	11.34



ampl

# B1L001S, U17-ch6

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.5646  
Width : 2.623  
Height : 20.054

Entries	749
Mean	44.65
Std Dev	11.1

ampl





# B1L001S, U17-ch7

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.0284  
Width : 2.591  
Height : 19.955

Entries	743
Mean	44.72
Std Dev	11.2

ampl



# B1L001S, U17-ch8

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.3437**  
**Width : 2.527**  
**Height : 19.945**

Entries	777
Mean	43.88
Std Dev	11.64

ampl



# B1L001S, U17-ch9

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.9868**  
**Width : 1.954**  
**Height : 19.982**

Entries	689
Mean	46.09
Std Dev	10.37

ampl



# B1L001S, U17-ch10

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.9490**  
**Width : 3.306**  
**Height : 19.955**

Entries	743
Mean	44.7
Std Dev	11.18

ampl



# B1L001S, U17-ch11

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.2282  
Width : 2.263  
Height : 19.934

Entries	742
Mean	44.77
Std Dev	11.09

ampl



# B1L001S, U17-ch12

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.2030  
Width : 3.461  
Height : 20.083

Entries	768
Mean	44.04
Std Dev	11.67

ampl



# B1L001S, U17-ch13

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.9836**  
**Width : 2.633**  
**Height : 19.994**

Entries	708
Mean	45.53
Std Dev	10.87

ampl



# B1L001S, U17-ch14

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry


20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.5465**  
**Width : 2.458**  
**Height : 19.965**

Entries	716
Mean	45.37
Std Dev	10.86

ampl

0 10 20 30 40 50 60 70





# B1L001S, U17-ch15

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.0774  
Width : 3.111  
Height : 20.089

Entries	747
Mean	44.59
Std Dev	11.34

ampl



# B1L001S, U17-ch16

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7646  
Width : 3.085  
Height : 20.118

Entries	758
Mean	44.34
Std Dev	11.41

ampl



# B1L001S, U17-ch17

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.5141  
Width : 2.750  
Height : 20.013

Entries	753
Mean	44.51
Std Dev	11.22

ampl



# B1L001S, U17-ch18

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.9629**  
**Width : 2.681**  
**Height : 19.963**

Entries	705
Mean	45.68
Std Dev	10.62

ampl



# B1L001S, U17-ch19

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.8087  
Width : 2.944  
Height : 20.033

Entries	757
Mean	44.27
Std Dev	11.66

ampl



# B1L001S, U17-ch20

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.1555  
Width : 2.629  
Height : 20.124

Entries	749
Mean	44.6
Std Dev	11.24

ampl



# B1L001S, U17-ch21

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.5343  
Width : 2.725  
Height : 20.033

Entries	756
Mean	44.34
Std Dev	11.54


ampl



# B1L001S, U17-ch22

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry





# B1L001S, U17-ch23

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.1989**  
**Width : 3.170**  
**Height : 20.089**

Entries	745
Mean	44.68
Std Dev	11.16

ampl



# B1L001S, U17-ch24

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.6159**  
**Width : 2.153**  
**Height : 19.816**

Entries	706
Mean	45.63
Std Dev	10.71


ampl



# B1L001S, U17-ch25

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch26

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6458**  
**Width : 2.735**  
**Height : 19.941**

Entries	748
Mean	44.61
Std Dev	11.19

ampl



# B1L001S, U17-ch27

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8729**  
**Width : 3.600**  
**Height : 20.095**

Entries	748
Mean	44.51
Std Dev	11.48

ampl



# B1L001S, U17-ch28

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5551**  
**Width : 3.333**  
**Height : 20.051**

Entries	754
Mean	44.43
Std Dev	11.37

ampl



# B1L001S, U17-ch29

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.2284**  
**Width : 3.443**  
**Height : 20.029**

Entries	760
Mean	44.24
Std Dev	11.55

ampl



# B1L001S, U17-ch30

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.3925**  
**Width : 2.776**  
**Height : 19.976**

Entries	777
Mean	43.84
Std Dev	11.74

ampl





# B1L001S, U17-ch31

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 28.0524  
Width : 3.362  
Height : 20.076

Entries	726
Mean	45.15
Std Dev	10.9

ampl



# B1L001S, U17-ch32

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.0114  
Width : 2.354  
Height : 19.955

Entries	763
Mean	44.24
Std Dev	11.43

ampl



# B1L001S, U17-ch33

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.4249**  
**Width : 3.000**  
**Height : 20.050**

Entries	741
Mean	44.68
Std Dev	11.39

ampl



# B1L001S, U17-ch34

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5524  
Width : 2.631  
Height : 20.031

Entries	733
Mean	45.01
Std Dev	10.95

ampl



# B1L001S, U17-ch35

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.8665  
Width : 2.997  
Height : 19.998

Entries	763
Mean	44.26
Std Dev	11.36

ampl



# B1L001S, U17-ch36

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9080**  
**Width : 2.337**  
**Height : 19.968**

Entries	765
Mean	44.23
Std Dev	11.36

ampl



# B1L001S, U17-ch37

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.9045**  
**Width : 3.299**  
**Height : 20.048**

Entries	747
Mean	44.6
Std Dev	11.29

ampl



# B1L001S, U17-ch38

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.5884**  
**Width : 2.980**  
**Height : 19.979**

Entries	734
Mean	44.87
Std Dev	11.23

ampl






# B1L001S, U17-ch39

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch40

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0972**  
**Width : 2.549**  
**Height : 20.043**

Entries	746
Mean	44.66
Std Dev	11.21

ampl



# B1L001S, U17-ch41

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.3819  
Width : 3.280  
Height : 20.102

Entries	741
Mean	44.72
Std Dev	11.28


ampl



# B1L001S, U17-ch42

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U17-ch43

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch44

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.3684  
Width : 2.647  
Height : 20.005

Entries	776
Mean	43.93
Std Dev	11.59

ampl



# B1L001S, U17-ch45

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.9128  
Width : 2.627  
Height : 20.039

Entries	727
Mean	45.13
Std Dev	10.96

ampl



# B1L001S, U17-ch46

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.4060**  
**Width : 2.821**  
**Height : 19.981**

Entries	756
Mean	44.39
Std Dev	11.38

ampl





# B1L001S, U17-ch47

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.0065**  
**Width : 2.152**  
**Height : 19.977**

Entries	767
Mean	44.14
Std Dev	11.49

ampl



# B1L001S, U17-ch48

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.0585**  
**Width : 3.138**  
**Height : 20.083**

Entries	727
Mean	45.03
Std Dev	11.21

ampl



# B1L001S, U17-ch49

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.4385**  
**Width : 3.064**  
**Height : 20.061**

Entries	760
Mean	44.32
Std Dev	11.35

ampl



# B1L001S, U17-ch50

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.0444**  
**Width : 2.479**  
**Height : 20.002**

Entries	709
Mean	45.5
Std Dev	10.89

ampl



# B1L001S, U17-ch51

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.4143**  
**Width : 2.450**  
**Height : 20.076**

Entries	747
Mean	44.63
Std Dev	11.2

ampl



# B1L001S, U17-ch52

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.0425**  
**Width : 2.667**  
**Height : 20.087**

Entries	796
Mean	43.39
Std Dev	11.97


ampl



# B1L001S, U17-ch53

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch54

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.0641**  
**Width : 2.812**  
**Height : 19.993**

Entries	701
Mean	45.78
Std Dev	10.55

ampl





# B1L001S, U17-ch55

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.1430  
Width : 3.294  
Height : 20.068

Entries	787
Mean	43.59
Std Dev	11.88

ampl



# B1L001S, U17-ch56

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7677**  
**Width : 3.113**  
**Height : 19.982**

Entries	770
Mean	44.03
Std Dev	11.58

ampl



# B1L001S, U17-ch57

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.8208**  
**Width : 3.127**  
**Height : 20.005**

Entries	729
Mean	45.01
Std Dev	11.14

ampl



# B1L001S, U17-ch58

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.0834**  
**Width : 2.913**  
**Height : 20.030**

Entries	787
Mean	43.57
Std Dev	11.93


ampl



# B1L001S, U17-ch59

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch60

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.7967**  
**Width : 2.813**  
**Height : 20.044**

Entries	754
Mean	44.48
Std Dev	11.24

ampl



# B1L001S, U17-ch61

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5610  
Width : 2.636  
Height : 20.066

Entries	734
Mean	45
Std Dev	10.93

ampl



# B1L001S, U17-ch62

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.9210  
Width : 2.853  
Height : 20.073

Entries	735
Mean	44.77
Std Dev	11.5

ampl





# B1L001S, U17-ch63

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 28.1415  
Width : 2.874  
Height : 20.005

Entries	716
Mean	45.43
Std Dev	10.72

ampl



# B1L001S, U17-ch64

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.5027**  
**Width : 3.123**  
**Height : 20.075**

Entries	776
Mean	43.88
Std Dev	11.7

ampl



# B1L001S, U17-ch65

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.2763**  
**Width : 2.442**  
**Height : 20.006**

Entries	700
Mean	45.79
Std Dev	10.62

ampl



# B1L001S, U17-ch66

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.6422**  
**Width : 3.001**  
**Height : 19.905**

Entries	711
Mean	45.39
Std Dev	11.07

ampl



# B1L001S, U17-ch67

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.1518  
Width : 2.705  
Height : 20.029

Entries	763
Mean	44.27
Std Dev	11.35


ampl



# B1L001S, U17-ch68

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch69

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.0646  
Width : 2.169  
Height : 19.892

Entries	787
Mean	43.5
Std Dev	12.11

ampl



# B1L001S, U17-ch70

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.4883**  
**Width : 2.863**  
**Height : 19.993**

Entries	718
Mean	45.28
Std Dev	11

ampl





# B1L001S, U17-ch71

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry


20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.1546**  
**Width : 2.312**  
**Height : 19.871**

Entries	741
Mean	44.7
Std Dev	11.31

ampl

0 10 20 30 40 50 60 70



# B1L001S, U17-ch72

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.8983**  
**Width : 2.883**  
**Height : 20.053**

Entries	687
Mean	46.01
Std Dev	10.72

ampl



# B1L001S, U17-ch73

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 24.4998**  
**Width : 3.162**  
**Height : 20.041**

Entries	798
Mean	43.3
Std Dev	12.09

ampl



# B1L001S, U17-ch74

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 24.5222  
Width : 2.949  
Height : 20.067

Entries	798
Mean	43.36
Std Dev	11.92

ampl



# B1L001S, U17-ch75

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.3072**  
**Width : 3.258**  
**Height : 20.086**

Entries	718
Mean	45.36
Std Dev	10.77

ampl



# B1L001S, U17-ch76

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6227**  
**Width : 2.835**  
**Height : 19.971**

Entries	753
Mean	44.41
Std Dev	11.46

ampl



# B1L001S, U17-ch77

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7575**  
**Width : 2.534**  
**Height : 19.966**

Entries	771
Mean	44
Std Dev	11.65

ampl



# B1L001S, U17-ch78

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8986**  
**Width : 2.840**  
**Height : 20.033**

Entries	747
Mean	44.61
Std Dev	11.26

ampl





# B1L001S, U17-ch79

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9417**  
**Width : 3.069**  
**Height : 19.960**

Entries	721
Mean	45.27
Std Dev	10.84

ampl



# B1L001S, U17-ch80

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.7171  
Width : 2.973  
Height : 20.147

Entries	739
Mean	44.86
Std Dev	11.03

ampl



# B1L001S, U17-ch81

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 24.3673**  
**Width : 2.933**  
**Height : 20.083**

Entries	804
Mean	43.14
Std Dev	12.21

ampl



# B1L001S, U17-ch82

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4123  
Width : 2.931  
Height : 19.996

Entries	774
Mean	43.95
Std Dev	11.6

ampl



# B1L001S, U17-ch83

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.7668**  
**Width : 2.532**  
**Height : 20.055**

Entries	734
Mean	44.99
Std Dev	10.96

ampl



# B1L001S, U17-ch84

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.5903  
Width : 2.850  
Height : 20.043

Entries	777
Mean	43.89
Std Dev	11.63

ampl



# B1L001S, U17-ch85

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.9225  
Width : 2.985  
Height : 20.027

Entries	770
Mean	43.94
Std Dev	11.83

ampl



# B1L001S, U17-ch86

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.6550  
Width : 2.332  
Height : 20.019

Entries	737
Mean	44.8
Std Dev	11.31

ampl





# B1L001S, U17-ch87

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.4770**  
**Width : 2.956**  
**Height : 19.967**

Entries	753
Mean	44.46
Std Dev	11.35


ampl



# B1L001S, U17-ch88

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U17-ch89

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6707**  
**Width : 2.643**  
**Height : 19.937**

Entries	754
Mean	44.38
Std Dev	11.48

ampl



# B1L001S, U17-ch90

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.2648**  
**Width : 2.178**  
**Height : 19.981**

Entries	747
Mean	44.49
Std Dev	11.62

ampl



# B1L001S, U17-ch91

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.7028**  
**Width : 2.973**  
**Height : 20.078**

Entries	733
Mean	44.9
Std Dev	11.25

ampl



# B1L001S, U17-ch92

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.2956**  
**Width : 2.929**  
**Height : 20.042**

Entries	738
Mean	44.84
Std Dev	11.13

ampl



# B1L001S, U17-ch93

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.6234**  
**Width : 2.885**  
**Height : 19.976**

Entries	731
Mean	45
Std Dev	11.06

ampl



# B1L001S, U17-ch94

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.7818**  
**Width : 2.235**  
**Height : 19.940**

Entries	746
Mean	44.66
Std Dev	11.2

ampl





# B1L001S, U17-ch95

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7903**  
**Width : 3.236**  
**Height : 20.018**

Entries	768
Mean	44.08
Std Dev	11.56

ampl



# B1L001S, U17-ch96

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.1897**  
**Width : 4.017**  
**Height : 20.080**

Entries	746
Mean	44.51
Std Dev	11.54

ampl



# B1L001S, U17-ch97

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.4703**  
**Width : 2.814**  
**Height : 20.008**

Entries	738
Mean	44.74
Std Dev	11.42

ampl



# B1L001S, U17-ch98

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry


20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9482**  
**Width : 3.435**  
**Height : 20.110**

Entries	730
Mean	44.95
Std Dev	11.26

ampl

0 10 20 30 40 50 60 70



# B1L001S, U17-ch99

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.8892  
Width : 3.645  
Height : 20.064

Entries	772
Mean	43.86
Std Dev	11.9

ampl




# B1L001S, U17-ch100

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	741
Mean	44.81
Std Dev	11.06

**Turn on : 27.2907**  
**Width : 2.782**  
**Height : 20.082**

Entry



# B1L001S, U17-ch101

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.1507  
Width : 3.371  
Height : 20.049

Entries	763
Mean	44.2
Std Dev	11.5

ampl



# B1L001S, U17-ch102

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.5221  
Width : 3.202  
Height : 20.094

Entries	762
Mean	44.2
Std Dev	11.56

ampl






# B1L001S, U17-ch103

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	729
Mean	44.98
Std Dev	11.23

**Turn on : 27.9843**  
**Width : 2.632**  
**Height : 20.017**

Entry



# B1L001S, U17-ch104

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.2765**  
**Width : 2.942**  
**Height : 20.098**

Entries	745
Mean	44.67
Std Dev	11.23

ampl



# B1L001S, U17-ch105

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.0040**  
**Width : 2.857**  
**Height : 19.997**

Entries	773
Mean	43.86
Std Dev	11.87

ampl



# B1L001S, U17-ch106

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8666**  
**Width : 3.006**  
**Height : 19.937**

Entries	745
Mean	44.65
Std Dev	11.26

ampl



# B1L001S, U17-ch107

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.0369**  
**Width : 2.911**  
**Height : 20.007**

Entries	725
Mean	45.1
Std Dev	11.11

ampl



# B1L001S, U17-ch108

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.4837**  
**Width : 3.381**  
**Height : 20.094**

Entries	762
Mean	44.23
Std Dev	11.48

ampl



# B1L001S, U17-ch109

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0088**  
**Width : 1.401**  
**Height : 19.928**

Entries	744
Mean	44.76
Std Dev	11.06

ampl



# B1L001S, U17-ch110

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.1210  
Width : 3.078  
Height : 20.027

Entries	747
Mean	44.58
Std Dev	11.31

ampl





# B1L001S, U17-ch111

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.1869**  
**Width : 3.135**  
**Height : 20.082**

Entries	729
Mean	44.99
Std Dev	11.17

ampl



# B1L001S, U17-ch112

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7117**  
**Width : 3.100**  
**Height : 20.067**

Entries	767
Mean	44.17
Std Dev	11.41

ampl



# B1L001S, U17-ch113

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.3745**  
**Width : 3.033**  
**Height : 20.097**

Entries	716
Mean	45.33
Std Dev	11.03

ampl



# B1L001S, U17-ch114

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6282**  
**Width : 3.085**  
**Height : 20.040**

Entries	754
Mean	44.4
Std Dev	11.46

ampl



# B1L001S, U17-ch115

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entries	771
Mean	44.01
Std Dev	11.67

Turn on : 26.0127

Width : 2.787

Height : 20.014

Entry



# B1L001S, U17-ch116

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entries	734
Mean	45.01
Std Dev	10.97

Turn on : 27.6600

Width : 3.144

Height : 20.132

Entry



# B1L001S, U17-ch117

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.9466  
Width : 3.140  
Height : 20.096

Entries	732
Mean	44.91
Std Dev	11.28

ampl



# B1L001S, U17-ch118

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.4821  
Width : 2.121  
Height : 20.031

Entries	763
Mean	44.15
Std Dev	11.68

ampl





# B1L001S, U17-ch119

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.8558  
Width : 3.254  
Height : 20.006

Entries	768
Mean	44.11
Std Dev	11.48

ampl



# B1L001S, U17-ch120

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5814**  
**Width : 3.429**  
**Height : 20.042**

Entries	751
Mean	44.5
Std Dev	11.33

ampl



# B1L001S, U17-ch121

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 28.6356  
Width : 3.560  
Height : 20.132

Entries	718
Mean	45.27
Std Dev	11.03

ampl



# B1L001S, U17-ch122

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6143**  
**Width : 2.841**  
**Height : 20.073**

Entries	758
Mean	44.28
Std Dev	11.59

ampl



# B1L001S, U17-ch123

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.4519  
Width : 2.269  
Height : 19.895

Entries	754
Mean	44.48
Std Dev	11.23

ampl




# B1L001S, U17-ch124

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	726
Mean	45.08
Std Dev	11.1

**Turn on : 28.1226**  
**Width : 2.306**  
**Height : 19.878**

Entry



# B1L001S, U17-ch125

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7614  
Width : 3.591  
Height : 20.105

Entries	760
Mean	44.19
Std Dev	11.68

ampl



# B1L001S, U17-ch126

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5657**  
**Width : 3.441**  
**Height : 20.096**

Entries	757
Mean	44.34
Std Dev	11.43

ampl





# B1L001S, U17-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7315  
Width : 3.579  
Height : 20.109

Entries	753
Mean	44.49
Std Dev	11.27

ampl



# B1L001S, U17-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7315  
Width : 3.579  
Height : 20.109

Entries	753
Mean	44.49
Std Dev	11.27

ampl

