
B1L103S, U22-ch0
calib_packv5_041523_1651.root, FC#0, port C2
Entries 486
Mean 37.26
Std Dev 17.88
Turn on : 21.4045
Width : 3.627
Height : 10.065
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch1
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 39.48
Std Dev 17.63
Turn on : 26.5201
Width : 3.051
Height : 9.972
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch2
calib_packv5_041523_1651.root, FC#0, port C2
Entries 412
Mean 40.58
Std Dev 16.76
Turn on : 27.3182
Width : 3.385
Height : 10.100
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch3
calib_packv5_041523_1651.root, FC#0, port C2
Entries 438
Mean 39.14
Std Dev 17.37
Turn on : 25.1804
Width : 3.334
Height : 10.041
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch4
calib_packv5_041523_1651.root, FC#0, port C2
Entries 428
Mean 39.87
Std Dev 16.75
Turn on : 25.2909
Width : 3.839
Height : 10.004
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch5
calib_packv5_041523_1651.root, FC#0, port C2
Entries 407
Mean 40.03
Std Dev 17.78
Turn on : 28.8104
Width : 3.088
Height : 10.070
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch6
calib_packv5_041523_1651.root, FC#0, port C2
Entries 446
Mean 38.5
Std Dev 17.89
Turn on : 24.9099
Width : 3.222
Height : 10.021
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch7
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 39.6
Std Dev 17.53
Turn on : 26.6278
Width : 2.914
Height : 10.047
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch8
calib_packv5_041523_1651.root, FC#0, port C2
Entries 441
Mean 39.16
Std Dev 17.17
Turn on : 24.7110
Width : 2.577
Height : 10.020
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch9
calib_packv5_041523_1651.root, FC#0, port C2
Entries 410
Mean 40.08
Std Dev 17.49
Turn on : 27.0626
Width : 4.991
Height : 10.063
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch10
calib_packv5_041523_1651.root, FC#0, port C2
Entries 408
Mean 41.01
Std Dev 16.13
Turn on : 27.0560
Width : 3.329
Height : 10.046
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch11
calib_packv5_041523_1651.root, FC#0, port C2
Entries 406
Mean 40.77
Std Dev 16.62
Turn on : 27.8829
Width : 4.004
Height : 10.080
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch12
calib_packv5_041523_1651.root, FC#0, port C2
Entries 433
Mean 39.86
Std Dev 16.49
Turn on : 24.4538
Width : 3.180
Height : 9.994
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch13
calib_packv5_041523_1651.root, FC#0, port C2
Entries 421
Mean 39.13
Std Dev 18.29
Turn on : 27.6523
Width : 2.895
Height : 9.983
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch14
calib_packv5_041523_1651.root, FC#0, port C2
Entries 419
Mean 39.52
Std Dev 17.95
Turn on : 27.4856
Width : 2.996
Height : 10.016
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch15
calib_packv5_041523_1651.root, FC#0, port C2
Entries 408
Mean 40.05
Std Dev 17.68
Turn on : 28.4001
Width : 2.139
Height : 9.990
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch16
calib_packv5_041523_1651.root, FC#0, port C2
Entries 443
Mean 38.57
Std Dev 18.07
Turn on : 26.0129
Width : 2.899
Height : 10.109
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch17
calib_packv5_041523_1651.root, FC#0, port C2
Entries 412
Mean 40.63
Std Dev 16.65
Turn on : 26.9011
Width : 3.536
Height : 10.057
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch18
calib_packv5_041523_1651.root, FC#0, port C2
Entries 433
Mean 39.42
Std Dev 17.26
Turn on : 25.6973
Width : 2.614
Height : 10.067
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch19
calib_packv5_041523_1651.root, FC#0, port C2
Entries 410
Mean 40.61
Std Dev 16.67
Turn on : 27.2487
Width : 3.008
Height : 10.028
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch20
calib_packv5_041523_1651.root, FC#0, port C2
Entries 438
Mean 39.78
Std Dev 16.32
Turn on : 24.4057
Width : 2.832
Height : 10.022
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch21
calib_packv5_041523_1651.root, FC#0, port C2
Entries 418
Mean 40.19
Std Dev 17.05
Turn on : 26.6434
Width : 2.893
Height : 10.080
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch22
calib_packv5_041523_1651.root, FC#0, port C2
Entries 434
Mean 39.49
Std Dev 17.11
Turn on : 25.2936
Width : 2.892
Height : 10.032
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch23
calib_packv5_041523_1651.root, FC#0, port C2
Entries 450
Mean 38.38
Std Dev 17.96
Turn on : 25.0205
Width : 3.000
Height : 10.059
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch24
calib_packv5_041523_1651.root, FC#0, port C2
Entries 440
Mean 38.98
Std Dev 17.52
Turn on : 24.9948
Width : 4.332
Height : 10.095
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch25
calib_packv5_041523_1651.root, FC#0, port C2
Entries 445
Mean 38.86
Std Dev 17.41
Turn on : 24.4735
Width : 3.119
Height : 10.032
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch26
calib_packv5_041523_1651.root, FC#0, port C2
Entries 421
Mean 40.12
Std Dev 16.8
Turn on : 26.2575
Width : 3.020
Height : 10.024
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch27
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 39.62
Std Dev 17.44
Turn on : 26.4896
Width : 3.137
Height : 10.032
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch28
calib_packv5_041523_1651.root, FC#0, port C2
Entries 421
Mean 39.53
Std Dev 17.69
Turn on : 27.2315
Width : 4.502
Height : 10.088
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch29
calib_packv5_041523_1651.root, FC#0, port C2
Entries 414
Mean 40.77
Std Dev 16.49
Turn on : 26.8693
Width : 2.025
Height : 10.067
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch30
calib_packv5_041523_1651.root, FC#0, port C2
Entries 432
Mean 39.79
Std Dev 16.77
Turn on : 25.3293
Width : 3.695
Height : 10.081
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch31
calib_packv5_041523_1651.root, FC#0, port C2
Entries 425
Mean 39.87
Std Dev 16.97
Turn on : 25.7033
Width : 2.831
Height : 9.997
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch32
calib_packv5_041523_1651.root, FC#0, port C2
Entries 429
Mean 39.41
Std Dev 17.57
Turn on : 26.6491
Width : 2.778
Height : 10.078
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch33
calib_packv5_041523_1651.root, FC#0, port C2
Entries 409
Mean 40.95
Std Dev 16.2
Turn on : 26.9562
Width : 2.625
Height : 10.019
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch34
calib_packv5_041523_1651.root, FC#0, port C2
Entries 447
Mean 38.39
Std Dev 18.04
Turn on : 25.0980
Width : 3.532
Height : 10.066
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch35
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 38.35
Std Dev 18.67
Turn on : 26.8739
Width : 2.196
Height : 10.055
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch36
calib_packv5_041523_1651.root, FC#0, port C2
Entries 463
Mean 37.12
Std Dev 19.14
Turn on : 25.7134
Width : 3.112
Height : 10.116
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch37
calib_packv5_041523_1651.root, FC#0, port C2
Entries 422
Mean 40.09
Std Dev 16.8
Turn on : 25.7940
Width : 3.895
Height : 10.061
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch38
calib_packv5_041523_1651.root, FC#0, port C2
Entries 451
Mean 38.4
Std Dev 17.92
Turn on : 24.3875
Width : 0.766
Height : 9.903
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch39
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 39.35
Std Dev 17.92
Turn on : 27.7589
Width : 3.382
Height : 10.076
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch40
calib_packv5_041523_1651.root, FC#0, port C2
Entries 456
Mean 38.75
Std Dev 17.23
Turn on : 23.6311
Width : 4.051
Height : 10.141
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch41
calib_packv5_041523_1651.root, FC#0, port C2
Entries 427
Mean 39.26
Std Dev 17.79
Turn on : 26.4624
Width : 2.969
Height : 9.994
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch42
calib_packv5_041523_1651.root, FC#0, port C2
Entries 441
Mean 39.08
Std Dev 17.31
Turn on : 24.4609
Width : 2.469
Height : 10.009
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch43
calib_packv5_041523_1651.root, FC#0, port C2
Entries 438
Mean 39.19
Std Dev 17.28
Turn on : 24.8967
Width : 2.662
Height : 9.964
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch44
calib_packv5_041523_1651.root, FC#0, port C2
Entries 421
Mean 39.75
Std Dev 17.34
Turn on : 26.7450
Width : 4.385
Height : 10.069
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch45
calib_packv5_041523_1651.root, FC#0, port C2
Entries 415
Mean 40.69
Std Dev 16.22
Turn on : 26.0932
Width : 3.381
Height : 10.027
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch46
calib_packv5_041523_1651.root, FC#0, port C2
Entries 440
Mean 39.32
Std Dev 17.11
Turn on : 24.8055
Width : 3.095
Height : 10.049
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch47
calib_packv5_041523_1651.root, FC#0, port C2
Entries 427
Mean 39.92
Std Dev 16.77
Turn on : 25.3773
Width : 2.902
Height : 9.978
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch48
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 39.7
Std Dev 16.51
Turn on : 24.6872
Width : 4.704
Height : 10.094
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch49
calib_packv5_041523_1651.root, FC#0, port C2
Entries 445
Mean 38.93
Std Dev 17.31
Turn on : 24.3425
Width : 2.893
Height : 10.004
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch50
calib_packv5_041523_1651.root, FC#0, port C2
Entries 469
Mean 37.92
Std Dev 17.69
Turn on : 22.8742
Width : 3.336
Height : 10.083
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch51
calib_packv5_041523_1651.root, FC#0, port C2
Entries 419
Mean 39.76
Std Dev 17.54
Turn on : 27.0672
Width : 1.497
Height : 9.989
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch52
calib_packv5_041523_1651.root, FC#0, port C2
Entries 430
Mean 39.63
Std Dev 17.2
Turn on : 25.5705
Width : 3.226
Height : 10.062
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch53
calib_packv5_041523_1651.root, FC#0, port C2
Entries 404
Mean 40.87
Std Dev 16.6
Turn on : 27.6436
Width : 4.011
Height : 10.041
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch54
calib_packv5_041523_1651.root, FC#0, port C2
Entries 440
Mean 39.45
Std Dev 16.79
Turn on : 24.6318
Width : 4.413
Height : 10.102
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch55
calib_packv5_041523_1651.root, FC#0, port C2
Entries 429
Mean 39.4
Std Dev 17.44
Turn on : 25.8678
Width : 3.915
Height : 10.019
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch56
calib_packv5_041523_1651.root, FC#0, port C2
Entries 449
Mean 38.61
Std Dev 17.56
Turn on : 24.1506
Width : 2.946
Height : 9.986
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch57
calib_packv5_041523_1651.root, FC#0, port C2
Entries 407
Mean 40.24
Std Dev 17.42
Turn on : 27.7546
Width : 4.271
Height : 10.049
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch58
calib_packv5_041523_1651.root, FC#0, port C2
Entries 479
Mean 37.3
Std Dev 17.93
Turn on : 22.4187
Width : 3.415
Height : 10.073
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch59
calib_packv5_041523_1651.root, FC#0, port C2
Entries 415
Mean 40.4
Std Dev 16.81
Turn on : 26.7752
Width : 3.362
Height : 10.064
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch60
calib_packv5_041523_1651.root, FC#0, port C2
Entries 445
Mean 38.9
Std Dev 17.39
Turn on : 24.7007
Width : 3.703
Height : 10.035
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch61
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 38.47
Std Dev 18.39
Turn on : 26.4741
Width : 3.865
Height : 10.066
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch62
calib_packv5_041523_1651.root, FC#0, port C2
Entries 435
Mean 39.74
Std Dev 16.58
Turn on : 25.0586
Width : 2.921
Height : 10.051
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch63
calib_packv5_041523_1651.root, FC#0, port C2
Entries 415
Mean 40.2
Std Dev 17.03
Turn on : 26.8190
Width : 4.373
Height : 10.072
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch64
calib_packv5_041523_1651.root, FC#0, port C2
Entries 431
Mean 39.39
Std Dev 17.41
Turn on : 25.9405
Width : 4.012
Height : 10.081
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch65
calib_packv5_041523_1651.root, FC#0, port C2
Entries 471
Mean 36.59
Std Dev 19.25
Turn on : 24.5281
Width : 3.308
Height : 9.970
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch66
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 40.4
Std Dev 16.09
Turn on : 24.8821
Width : 5.254
Height : 10.080
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch67
calib_packv5_041523_1651.root, FC#0, port C2
Entries 428
Mean 39.48
Std Dev 17.42
Turn on : 26.0669
Width : 3.743
Height : 10.070
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch68
calib_packv5_041523_1651.root, FC#0, port C2
Entries 443
Mean 39.26
Std Dev 16.85
Turn on : 23.7185
Width : 3.994
Height : 9.975
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch69
calib_packv5_041523_1651.root, FC#0, port C2
Entries 432
Mean 39.62
Std Dev 16.95
Turn on : 24.8739
Width : 3.603
Height : 10.009
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch70
calib_packv5_041523_1651.root, FC#0, port C2
Entries 446
Mean 38.84
Std Dev 17.39
Turn on : 24.8057
Width : 1.979
Height : 10.045
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch71
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 38.92
Std Dev 17.77
Turn on : 25.4049
Width : 2.584
Height : 9.992
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch72
calib_packv5_041523_1651.root, FC#0, port C2
Entries 451
Mean 38.53
Std Dev 17.57
Turn on : 24.3283
Width : 3.128
Height : 10.054
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch73
calib_packv5_041523_1651.root, FC#0, port C2
Entries 476
Mean 36.51
Std Dev 19.28
Turn on : 25.0781
Width : 3.518
Height : 10.136
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch74
calib_packv5_041523_1651.root, FC#0, port C2
Entries 475
Mean 36.92
Std Dev 18.75
Turn on : 24.0596
Width : 3.392
Height : 10.095
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch75
calib_packv5_041523_1651.root, FC#0, port C2
Entries 428
Mean 38.85
Std Dev 18.32
Turn on : 26.6519
Width : 4.365
Height : 10.028
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch76
calib_packv5_041523_1651.root, FC#0, port C2
Entries 449
Mean 38.54
Std Dev 17.7
Turn on : 24.5333
Width : 3.000
Height : 10.040
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch77
calib_packv5_041523_1651.root, FC#0, port C2
Entries 396
Mean 41.13
Std Dev 16.66
Turn on : 28.2729
Width : 4.110
Height : 10.031
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch78
calib_packv5_041523_1651.root, FC#0, port C2
Entries 453
Mean 37.55
Std Dev 18.84
Turn on : 25.3125
Width : 4.252
Height : 10.034
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch79
calib_packv5_041523_1651.root, FC#0, port C2
Entries 426
Mean 39.28
Std Dev 17.83
Turn on : 26.8580
Width : 4.799
Height : 10.111
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch80
calib_packv5_041523_1651.root, FC#0, port C2
Entries 442
Mean 39.35
Std Dev 16.78
Turn on : 23.9166
Width : 2.111
Height : 9.929
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch81
calib_packv5_041523_1651.root, FC#0, port C2
Entries 424
Mean 39.7
Std Dev 17.38
Turn on : 26.7000
Width : 4.079
Height : 10.103
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch82
calib_packv5_041523_1651.root, FC#0, port C2
Entries 472
Mean 34.54
Std Dev 21.27
Turn on : 29.1867
Width : 3.753
Height : 10.065
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch83
calib_packv5_041523_1651.root, FC#0, port C2
Entries 440
Mean 39.02
Std Dev 17.43
Turn on : 24.6448
Width : 2.796
Height : 9.974
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch84
calib_packv5_041523_1651.root, FC#0, port C2
Entries 465
Mean 37.07
Std Dev 18.92
Turn on : 25.4551
Width : 3.105
Height : 10.054
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch85
calib_packv5_041523_1651.root, FC#0, port C2
Entries 436
Mean 38.88
Std Dev 17.88
Turn on : 26.1680
Width : 2.846
Height : 10.046
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch86
calib_packv5_041523_1651.root, FC#0, port C2
Entries 491
Mean 36.43
Std Dev 18.53
Turn on : 21.9223
Width : 3.692
Height : 10.061
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch87
calib_packv5_041523_1651.root, FC#0, port C2
Entries 434
Mean 39.45
Std Dev 17.19
Turn on : 25.3705
Width : 3.540
Height : 10.088
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch88
calib_packv5_041523_1651.root, FC#0, port C2
Entries 450
Mean 38.77
Std Dev 17.24
Turn on : 24.5602
Width : 3.107
Height : 10.075
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch89
calib_packv5_041523_1651.root, FC#0, port C2
Entries 414
Mean 40.84
Std Dev 16.02
Turn on : 26.0511
Width : 4.074
Height : 10.060
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch90
calib_packv5_041523_1651.root, FC#0, port C2
Entries 441
Mean 38.68
Std Dev 17.88
Turn on : 25.8734
Width : 2.253
Height : 10.011
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch91
calib_packv5_041523_1651.root, FC#0, port C2
Entries 456
Mean 38.1
Std Dev 18.13
Turn on : 25.1783
Width : 3.296
Height : 10.109
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch92
calib_packv5_041523_1651.root, FC#0, port C2
Entries 442
Mean 39.27
Std Dev 16.92
Turn on : 23.7642
Width : 3.385
Height : 10.004
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch93
calib_packv5_041523_1651.root, FC#0, port C2
Entries 423
Mean 39.82
Std Dev 17.17
Turn on : 26.0419
Width : 2.979
Height : 9.991
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch94
calib_packv5_041523_1651.root, FC#0, port C2
Entries 477
Mean 37.29
Std Dev 17.99
Turn on : 21.8313
Width : 4.574
Height : 10.041
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch95
calib_packv5_041523_1651.root, FC#0, port C2
Entries 422
Mean 39.59
Std Dev 17.76
Turn on : 27.2694
Width : 3.583
Height : 10.097
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch96
calib_packv5_041523_1651.root, FC#0, port C2
Entries 457
Mean 38.28
Std Dev 17.58
Turn on : 23.4327
Width : 3.691
Height : 9.997
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch97
calib_packv5_041523_1651.root, FC#0, port C2
Entries 446
Mean 38.07
Std Dev 18.47
Turn on : 25.4121
Width : 4.725
Height : 10.054
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch98
calib_packv5_041523_1651.root, FC#0, port C2
Entries 473
Mean 38.01
Std Dev 17.26
Turn on : 23.4985
Width : 1.527
Height : 10.101
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch99
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 38.81
Std Dev 17.98
Turn on : 25.9832
Width : 3.756
Height : 10.063
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch100
calib_packv5_041523_1651.root, FC#0, port C2
Entries 481
Mean 36.76
Std Dev 18.57
Turn on : 22.5388
Width : 3.848
Height : 10.051
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch101
calib_packv5_041523_1651.root, FC#0, port C2
Entries 463
Mean 37.84
Std Dev 18.09
Turn on : 23.7067
Width : 3.186
Height : 10.048
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch102
calib_packv5_041523_1651.root, FC#0, port C2
Entries 460
Mean 37.8
Std Dev 18.18
Turn on : 24.0154
Width : 4.126
Height : 10.074
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch103
calib_packv5_041523_1651.root, FC#0, port C2
Entries 427
Mean 39.07
Std Dev 18.07
Turn on : 27.5086
Width : 3.433
Height : 10.090
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch104
calib_packv5_041523_1651.root, FC#0, port C2
Entries 484
Mean 36.97
Std Dev 18.12
Turn on : 21.8737
Width : 3.520
Height : 10.046
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch105
calib_packv5_041523_1651.root, FC#0, port C2
Entries 446
Mean 39.05
Std Dev 17.03
Turn on : 24.4480
Width : 3.462
Height : 10.076
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch106
calib_packv5_041523_1651.root, FC#0, port C2
Entries 470
Mean 37.42
Std Dev 18.25
Turn on : 23.1930
Width : 3.941
Height : 10.060
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch107
calib_packv5_041523_1651.root, FC#0, port C2
Entries 428
Mean 39.57
Std Dev 17.25
Turn on : 25.4431
Width : 3.822
Height : 9.996
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch108
calib_packv5_041523_1651.root, FC#0, port C2
Entries 494
Mean 36.17
Std Dev 18.72
Turn on : 21.9562
Width : 4.435
Height : 10.058
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch109
calib_packv5_041523_1651.root, FC#0, port C2
Entries 427
Mean 40.34
Std Dev 16.16
Turn on : 23.9048
Width : 4.470
Height : 10.089
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch110
calib_packv5_041523_1651.root, FC#0, port C2
Entries 444
Mean 38.94
Std Dev 17.4
Turn on : 24.9992
Width : 3.197
Height : 10.092
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch111
calib_packv5_041523_1651.root, FC#0, port C2
Entries 455
Mean 38.27
Std Dev 17.75
Turn on : 24.0922
Width : 3.344
Height : 10.049
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch112
calib_packv5_041523_1651.root, FC#0, port C2
Entries 450
Mean 38.9
Std Dev 17.44
Turn on : 24.2821
Width : 2.255
Height : 9.962
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch113
calib_packv5_041523_1651.root, FC#0, port C2
Entries 440
Mean 38.37
Std Dev 18.36
Turn on : 26.1370
Width : 2.820
Height : 9.954
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch114
calib_packv5_041523_1651.root, FC#0, port C2
Entries 456
Mean 38.78
Std Dev 16.98
Turn on : 22.8698
Width : 3.768
Height : 10.060
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch115
calib_packv5_041523_1651.root, FC#0, port C2
Entries 445
Mean 38.9
Std Dev 17.33
Turn on : 24.4048
Width : 3.125
Height : 10.024
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch116
calib_packv5_041523_1651.root, FC#0, port C2
Entries 468
Mean 38.13
Std Dev 17.37
Turn on : 22.0246
Width : 3.213
Height : 10.026
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch117
calib_packv5_041523_1651.root, FC#0, port C2
Entries 437
Mean 39.08
Std Dev 17.49
Turn on : 25.2466
Width : 3.948
Height : 10.042
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch118
calib_packv5_041523_1651.root, FC#0, port C2
Entries 457
Mean 38.36
Std Dev 17.47
Turn on : 23.1792
Width : 3.351
Height : 9.975
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch119
calib_packv5_041523_1651.root, FC#0, port C2
Entries 422
Mean 39.77
Std Dev 17.29
Turn on : 26.7781
Width : 3.502
Height : 10.066
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch120
calib_packv5_041523_1651.root, FC#0, port C2
Entries 445
Mean 38.69
Std Dev 17.66
Turn on : 25.1565
Width : 2.712
Height : 10.052
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch121
calib_packv5_041523_1651.root, FC#0, port C2
Entries 448
Mean 38.54
Std Dev 17.68
Turn on : 24.6139
Width : 3.322
Height : 9.999
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch122
calib_packv5_041523_1651.root, FC#0, port C2
Entries 452
Mean 39.1
Std Dev 16.91
Turn on : 23.2201
Width : 2.445
Height : 10.048
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch123
calib_packv5_041523_1651.root, FC#0, port C2
Entries 430
Mean 39.64
Std Dev 17.04
Turn on : 25.3309
Width : 2.533
Height : 9.972
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch124
calib_packv5_041523_1651.root, FC#0, port C2
Entries 478
Mean 37.26
Std Dev 18
Turn on : 22.6628
Width : 3.701
Height : 10.081
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch125
calib_packv5_041523_1651.root, FC#0, port C2
Entries 466
Mean 37.59
Std Dev 18.19
Turn on : 23.8237
Width : 3.320
Height : 10.089
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch126
calib_packv5_041523_1651.root, FC#0, port C2
Entries 495
Mean 35.83
Std Dev 19.26
Turn on : 22.7676
Width : 3.400
Height : 10.026
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch127
calib_packv5_041523_1651.root, FC#0, port C2
Entries 468
Mean 37.19
Std Dev 18.58
Turn on : 23.6137
Width : 3.586
Height : 9.960
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70


B1L103S, U22-ch127
calib_packv5_041523_1651.root, FC#0, port C2
Entries 468
Mean 37.19
Std Dev 18.58
Turn on : 23.6137
Width : 3.586
Height : 9.960
Entry
ampl
0
2
4
6
8
10
12
14
0
10
20
30
40
50
60
70