






B1L102S, U4-ch1, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





















B1L102S, U4-ch2, adc7 calib_packv5_042523_0143.root, FC#11, port A2


0









































































B1L102S, U4-ch5, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch6, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L102S, U4-ch9, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

















































B1L102S, U4-ch13, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











































































































































0

















































2

























B1L102S, U4-ch22, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch23, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U4-ch25, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch26, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















































































B1L102S, U4-ch30, adc3













































































































B1L102S, U4-ch34, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch35, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















































































































































































































































































































2

























B1L102S, U4-ch49, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch50, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U4-ch53, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U4-ch56, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch57, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U4-ch59, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































B1L102S, U4-ch62, adc4











0
























































































































B1L102S, U4-ch67, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch68, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** Mean 19 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














































B1L102S, U4-ch70, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































0

























B1L102S, U4-ch76, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L102S, U4-ch79, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U4-ch81, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U4-ch84, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch85, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U4-ch88, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U4-ch89, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L102S, U4-ch92, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl










B1L102S, U4-ch93, adc3














0

























B1L102S, U4-ch94, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































































B1L102S, U4-ch98, adc3
















































B1L102S, U4-ch100, adc3














1




















































































B1L102S, U4-ch104, adc3

























































































































B1L102S, U4-ch109, adc3









































































































































































B1L102S, U4-ch116, adc3

































































































B1L102S, U4-ch120, adc3









































































B1L102S, U4-ch123, adc3







































































B1L102S, U4-ch126, adc3





B1L102S, U4-ch126, adc4
































B1L102S, U4-ch127, adc7 calib_packv5_042523_0143.root, FC#11, port A2

