

B0L100S, U25-ch0

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	44
Mean	32
Std Dev	5.24

Turn on : 19.6453

Width : 2.112

Height : 2.000



B0L100S, U25-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch8

calib_packv5_042523_0143.root, FC#6, port A1

Entries	335
Mean	46.49
Std Dev	10.36

Turn on : 30.1482


Width : 1.320

Height : 9.768

Entry

14
12
10
8
6
4
2
0


ampl



B0L100S, U25-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch14

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	5
Mean	30
Std Dev	0.8944

ampl



B0L100S, U25-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entries	42
Mean	31.38
Std Dev	5.168

Turn on : 17.5024

Width : 2.500

Height : 2.000

Entry



B0L100S, U25-ch17

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch18

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	7
Mean	29.29
Std Dev	0.4518

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U25-ch19

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	13
Mean	28.15
Std Dev	8.142

Turn on : 20.2728

Width : 1.818

Height : 2.000



B0L100S, U25-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch21

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	30.18
Std Dev	1.402

Turn on : 26.4997

Width : 0.805

Height : 2.000



B0L100S, U25-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch23

calib_packv5_042523_0143.root, FC#6, port A1

Entries	33
Mean	30.45
Std Dev	5.56

Turn on : 26.4997

Width : 0.770

Height : 2.000

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B0L100S, U25-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch28

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	30
Mean	31.87
Std Dev	2.012

Turn on : 24.4997

Width : 1.209

Height : 2.000



B0L100S, U25-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U25-ch31

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	18
Mean	31.17
Std Dev	0.8333


Turn on : 18.3113
Width : 2.589
Height : 2.000



B0L100S, U25-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	24
Std Dev	0

B0L100S, U25-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch34

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	3
Mean	0
Std Dev	0

B0L100S, U25-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U25-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch38

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	42
Mean	32.98
Std Dev	1.793

Turn on : 16.3722

Width : 2.130

Height : 2.000



B0L100S, U25-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U25-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch46

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	21
Mean	30.71
Std Dev	1.03

Turn on : 28.7881

Width : 1.021

Height : 2.000



B0L100S, U25-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch49

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch50

calib_packv5_042523_0143.root, FC#6, port A1

Entry


4
3.5
3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	9
Mean	29.89
Std Dev	0.737

ampl

0 10 20 30 40 50 60 70



B0L100S, U25-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch54

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch57

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch69

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch70

calib_packv5_042523_0143.root, FC#6, port A1


Entries	55
Mean	33.75
Std Dev	2.02

Turn on : 21.0829

Width : 1.834

Height : 2.000

Entry



B0L100S, U25-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch74

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch79

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch81

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U25-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entries	38
Mean	32.18
Std Dev	1.315

Turn on : 18.2978

Width : 2.535

Height : 2.000

Entry



B0L100S, U25-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	26
Mean	30.81
Std Dev	1.21

Turn on : 23.3229

Width : 0.173

Height : 2.000



B0L100S, U25-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch88

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U25-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	26
Std Dev	0

B0L100S, U25-ch90

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U25-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	4
Mean	0
Std Dev	0

B0L100S, U25-ch92

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch94

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	16
Mean	29.44
Std Dev	7.73

Turn on : 15.1844

Width : 1.848

Height : 2.000



B0L100S, U25-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch96

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	11
Mean	30.18
Std Dev	0.7158

Turn on : 16.5864

Width : 2.363

Height : 2.000



B0L100S, U25-ch97

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	19
Mean	31.63
Std Dev	1.037

Turn on : 21.6998

Width : 1.663


Height : 2.000



B0L100S, U25-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch103

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch104

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	15
Mean	30.2
Std Dev	0.7483

Turn on : 18.9825

Width : 2.135

Height : 2.000



B0L100S, U25-ch105

calib_packv5_042523_0143.root, FC#6, port A1

Entry


4
3.5
3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	30
Std Dev	0

ampl

0 10 20 30 40 50 60 70



B0L100S, U25-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch109

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch111

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	8
Mean	30.38
Std Dev	0.857

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U25-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U25-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch118

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	21
Mean	31.33
Std Dev	1.321

Turn on : 28.5000

Width : 0.395

Height : 2.000



B0L100S, U25-ch119

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	0
Std Dev	0

0 10 20 30 40 50 60 70

ampl



B0L100S, U25-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U25-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U25-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry

