



# B0L100S, U17-ch0

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	50
Mean	32.58
Std Dev	2.021

Turn on : 28.5001

Width : 0.199

Height : 2.000



# B0L100S, U17-ch1

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch2

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch3

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch4

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch5

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch6

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U17-ch7

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch8

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	328
Mean	46.8
Std Dev	9.978

Turn on : 31.0663

Width : 2.269

Height : 9.897



# B0L100S, U17-ch9

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	10
Mean	24.9
Std Dev	8.336

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U17-ch10

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch11

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch12

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch13

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch14

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	20
Mean	30.25
Std Dev	0.7665

Turn on : 19.4917

Width : 2.072

Height : 2.000





# B0L100S, U17-ch15

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch16

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	46
Mean	31.78
Std Dev	1.731

Turn on : 19.5082

Width : 1.888


Height : 2.000



# B0L100S, U17-ch17

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U17-ch18

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch19

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	10
Mean	30.6
Std Dev	0.4899

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U17-ch20

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch21

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch22

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	29
Std Dev	0

30

ampl



# B0L100S, U17-ch23

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	32
Mean	31.53
Std Dev	1.323

Turn on : 27.9175

Width : 1.709

Height : 2.000

Entry



# B0L100S, U17-ch24

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch25

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U17-ch26

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch27

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch28

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	41
Mean	31.9
Std Dev	1.605

Turn on : 26.4998

Width : 0.819

Height : 2.000



# B0L100S, U17-ch29

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch30

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U17-ch31

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	21
Mean	31.24
Std Dev	0.9209

Turn on : 19.7177

Width : 2.144


Height : 2.000



# B0L100S, U17-ch32

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U17-ch33

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch34

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U17-ch35

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L100S, U17-ch36

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch37

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch38

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	55
Mean	32.65
Std Dev	1.899

Turn on : 20.4859

Width : 1.767

Height : 2.000

Entry





# B0L100S, U17-ch39

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch40

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch41

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch42

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch43

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch44

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch45

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch46

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	26
Mean	30
Std Dev	6.674

Turn on : 20.2503

Width : 1.774

Height : 2.000






# B0L100S, U17-ch47

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch48

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch49

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U17-ch50

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	19
Mean	29.79
Std Dev	0.7663

Turn on : 19.5776  
Width : 2.093  
Height : 2.000



# B0L100S, U17-ch51

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U17-ch52

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch53

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch54

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	15
Mean	28.4
Std Dev	1.781

**Turn on : 16.0944**

**Width : 1.923**

**Height : 1.905**

Entry





# B0L100S, U17-ch55

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch56

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch57

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	29.33
Std Dev	0.4714


ampl



# B0L100S, U17-ch58

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch59

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch60

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch61

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch62

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U17-ch63

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch64

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch65

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch66

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch67

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch68

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch69

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	5
Mean	30
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U17-ch70

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	66
Mean	33.3
Std Dev	2.195

Turn on : 18.8760

Width : 2.136

Height : 2.000

Entry





# B0L100S, U17-ch71

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch72

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch73

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch74

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	5
Mean	27.6
Std Dev	2.577

0 10 20 30 40 50 60 70

ampl



# B0L100S, U17-ch75

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch76

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch77

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch78

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U17-ch79

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch80

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch81

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch82

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch83

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	38
Mean	32.11
Std Dev	1.392

Turn on : 29.5000

Width : 0.190

Height : 2.000



# B0L100S, U17-ch84

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch85

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch86

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	32
Mean	30.88
Std Dev	1.192

Turn on : 28.5001

Width : 0.201

Height : 2.000





# B0L100S, U17-ch87

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch88

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch89

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	25
Std Dev	0

0 10 20 30 40 50 60 70


ampl



# B0L100S, U17-ch90

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch91

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch92

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch93

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	26
Std Dev	0

0 10 20 30 40 50 60 70

ampl



# B0L100S, U17-ch94

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	21
Mean	31.76
Std Dev	1.109

Turn on : 22.0574

Width : 1.688

Height : 2.000






# B0L100S, U17-ch95

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch96

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	12
Mean	30.08
Std Dev	0.7592

Turn on : 18.7115

Width : 1.909

Height : 2.000



# B0L100S, U17-ch97

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	28
Mean	30.25
Std Dev	5.962

Turn on : 17.2988

Width : 2.415


Height : 2.000



# B0L100S, U17-ch98

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch99

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch100

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch101

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch102

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry






# B0L100S, U17-ch103

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U17-ch104

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	18
Mean	30.28
Std Dev	0.7307


Turn on : 19.4734  
Width : 2.030  
Height : 2.000



# B0L100S, U17-ch105

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch106

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch107

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch108

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch109

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



ampl

# B0L100S, U17-ch110

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0



# B0L100S, U17-ch111

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	15
Mean	30.67
Std Dev	0.8692

Turn on : 17.6758

Width : 2.540

Height : 2.000



# B0L100S, U17-ch112

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch113

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch114

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch115

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch116

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L100S, U17-ch117

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch118

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	25
Mean	31.64
Std Dev	1.054

Turn on : 17.9700

Width : 2.499

Height : 2.000





# B0L100S, U17-ch119

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U17-ch120

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch121

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch122

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch123

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch124

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch125

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U17-ch126

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U17-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U17-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0