


B1L001S, U8-ch0

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch1

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch2

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch3

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch4

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch5

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch6

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch7

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch8

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch9

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch10

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch11

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U8-ch12

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch13

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch14

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch15

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch16

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch17

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch18

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch19

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch20

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch21

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch22

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch23

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch24

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch25

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch26

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch27

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch28

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch29

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch30

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch31

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch32

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch33

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch34

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch35

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch36

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 4 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch37

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch38

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch39

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch40

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch41

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch42

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch43

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch44

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch45

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch46

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch47

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch48

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U8-ch49

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch50

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch51

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch52

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch53

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch54

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch55

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch56

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 4 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch57

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch58

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch59

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch60

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch61

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch62

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch63

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch64

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch65

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch66

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch67

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U8-ch68

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch69

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch70

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch71

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch72

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch73

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch74

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch75

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch76

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 4 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch77

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch78

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch79

calib_packv5_042523_0143.root, FC#2, port C2


Entry

| | |
|---------|---|
| Entries | 5 |
| Mean | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000

Height : 1.000



B1L001S, U8-ch80

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch81

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch82

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch83

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch84

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch85

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch86

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch87

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch88

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch89

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch90

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch91

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch92

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U8-ch93

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch94

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch95

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch96

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch97

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U8-ch98

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U8-ch99

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch100

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch101

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch102

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch103

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch104

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch105

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch106

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch107

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch108

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch109

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch110

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch111

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 4 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch112

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch113

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch114

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch115

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch116

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch117

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 4 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch118

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch119

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch120

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch121

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch122

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 3 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch123

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch124

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 0 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch125

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch126

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 1 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch127

calib_packv5_042523_0143.root, FC#2, port C2

Entry




| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |

B1L001S, U8-ch127

calib_packv5_042523_0143.root, FC#2, port C2

Entry



| | |
|---------|---|
| Entries | 2 |
| Mean | 0 |
| Std Dev | 0 |