



# B0L101S, U5-ch0

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	14
Mean	20.93
Std Dev	21.6

Turn on : 15.5022

Width : 0.383

Height : 1.000



# B0L101S, U5-ch1

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch2

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch3

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch4

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch5

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch6

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U5-ch7

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch8

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch9

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch10

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch11

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch12

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch13

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch14

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0



# B0L101S, U5-ch15

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch16

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch17

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch18

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch19

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch20

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch21

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch22

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl





# B0L101S, U5-ch23

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch24

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch25

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch26

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch27

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch28

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch29

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl



# B0L101S, U5-ch30

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0



# B0L101S, U5-ch31

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch32

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch33

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch34

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch35

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch36

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch37

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch38

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U5-ch39

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch40

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch41

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch42

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch43

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch44

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch45

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0


# B0L101S, U5-ch46

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	7
Mean	0
Std Dev	0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000






# B0L101S, U5-ch47

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch48

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch49

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch50

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch51

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch52

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch53

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch54

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L101S, U5-ch55

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch56

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	12.75
Std Dev	7.361

# B0L101S, U5-ch57

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch58

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch59

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch60

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch61

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch62

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	7
Mean	2.857
Std Dev	2.474



# B0L101S, U5-ch63

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch64

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry


3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl


0 10 20 30 40 50 60 70



# B0L101S, U5-ch65

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch66

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch67

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch68

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch69

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch70

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L101S, U5-ch71

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch72

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch73

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U5-ch74

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch75

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch76

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch77

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch78

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0



# B0L101S, U5-ch79

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch80

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch81

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch82

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U5-ch83

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch84

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch85

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch86

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U5-ch87

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U5-ch88

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch89

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch90

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch91

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch92

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch93

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch94

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L101S, U5-ch95

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch96

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch97

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch98

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch99

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch100

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch101

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch102

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L101S, U5-ch103

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch104

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch105

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch106

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch107

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch108

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	7
Mean	24.43
Std Dev	17.19

# B0L101S, U5-ch109

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U5-ch110

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U5-ch111

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch112

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch113

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch114

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	6
Mean	2.333
Std Dev	5.217

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U5-ch115

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U5-ch116

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U5-ch117

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U5-ch118

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U5-ch119

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch120

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U5-ch121

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U5-ch122

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	9.333
Std Dev	13.2

# B0L101S, U5-ch123

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U5-ch124

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	13
Mean	20.08
Std Dev	20.02

Turn on : 15.5157

Width : 2.312

Height : 1.000



# B0L101S, U5-ch125

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U5-ch126

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U5-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	9
Mean	27.67
Std Dev	19.08

# B0L101S, U5-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	9
Mean	27.67
Std Dev	19.08

Turn on : 5.0000

Width : 0.000

Height : 1.000

