



# B1L001S, U3-ch0

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch1

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch2

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch3

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch4

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch5

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch6

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U3-ch7

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch8

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch9

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch10

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch11

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch12

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch13

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch14

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch15

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch16

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch17

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U3-ch18

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch19

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch20

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch21

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch22

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch23

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0

# B1L001S, U3-ch24

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch25

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch26

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch27

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch28

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch29

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch30

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0



# B1L001S, U3-ch31

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0

# B1L001S, U3-ch32

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch33

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch34

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch35

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch36

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch37

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch38

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U3-ch39

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch40

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch41

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch42

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch43

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch44

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch45

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch46

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry





# B1L001S, U3-ch47

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch48

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch49

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch50

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch51

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch52

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch53

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch54

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry






# B1L001S, U3-ch55

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch56

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch57

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch58

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch59

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch60

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch61

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch62

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry






# B1L001S, U3-ch63

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch64

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch65

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch66

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch67

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch68

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch69

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch70

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch71

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch72

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch73

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch74

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch75

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch76

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch77

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch78

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch79

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch80

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch81

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch82

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0

# B1L001S, U3-ch83

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch84

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch85

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U3-ch86

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U3-ch87

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch88

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch89

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch90

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch91

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch92

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch93

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch94

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U3-ch95

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch96

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch97

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch98

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch99

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch100

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0


# B1L001S, U3-ch101

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry

Entries	7
Mean	0
Std Dev	0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B1L001S, U3-ch102

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch103

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch104

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch105

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U3-ch106

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch107

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch108

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch109

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch110

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U3-ch111

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch112

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch113

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U3-ch114

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch115

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch116

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch117

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch118

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U3-ch119

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch120

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U3-ch121

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U3-ch122

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch123

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch124

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch125

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U3-ch126

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U3-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U3-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0