



# B1L100S, U17-ch0, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	79
Mean	27.54
Std Dev	5.044

**Gaus mean : 28.6301**

**Gaus Width: 3.6834**

Entry



# B1L100S, U17-ch0, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	36.59
Std Dev	3.808

**Gaus mean : 36.6608**

**Gaus Width: 4.0075**



# B1L100S, U17-ch0, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	42.56
Std Dev	3.71

**Gaus mean : 41.7320**


**Gaus Width: 4.4675**



# B1L100S, U17-ch0, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	55
Mean	48
Std Dev	3.009

# B1L100S, U17-ch0, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	54.51
Std Dev	3.414




# B1L100S, U17-ch0, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	45
Mean	58
Std Dev	9.097




# B1L100S, U17-ch0, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	13
Mean	61.38
Std Dev	1.943





# B1L100S, U17-ch0, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	20.67
Std Dev	29.23

# B1L100S, U17-ch1, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	27.77
Std Dev	4.985

**Gaus mean : 29.0013**

**Gaus Width: 3.3332**




# B1L100S, U17-ch1, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	34.5
Std Dev	3.909

**Gaus mean : 35.1571**  
**Gaus Width: 2.7750**



# B1L100S, U17-ch1, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	41.56
Std Dev	3.547

**Gaus mean : 42.2018**


**Gaus Width: 3.3901**



# B1L100S, U17-ch1, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	62
Mean	48.16
Std Dev	3.606




# B1L100S, U17-ch1, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	61
Mean	54.7
Std Dev	3.834



# B1L100S, U17-ch1, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch1, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	7
Mean	53.57
Std Dev	21.88



# B1L100S, U17-ch1, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch2, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	74
Mean	26.8
Std Dev	7.263

**Gaus mean : 28.8511**


**Gaus Width: 4.1787**

Entry

10  
8  
6  
4  
2  
0

ampl


0 10 20 30 40 50 60 70



# B1L100S, U17-ch2, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch2, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	41.19
Std Dev	2.987

**Gaus mean : 41.7047**


**Gaus Width: 3.4104**



# B1L100S, U17-ch2, adc3


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch2, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch2, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	52
Mean	59.25
Std Dev	2.667


ampl



# B1L100S, U17-ch2, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch2, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch3, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	88
Mean	26.89
Std Dev	5.888

**Gaus mean : 27.7194**

**Gaus Width: 4.4385**



# B1L100S, U17-ch3, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	34.95
Std Dev	3.496


**Gaus mean : 35.4722**

**Gaus Width: 4.3996**



# B1L100S, U17-ch3, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch3, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



Entries	54
Mean	49.04
Std Dev	3.506

# B1L100S, U17-ch3, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch3, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	54
Mean	59.11
Std Dev	2.833



# B1L100S, U17-ch3, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch3, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch4, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	94
Mean	27.76
Std Dev	4.808

**Gaus mean : 28.6882**


**Gaus Width: 4.1792**



# B1L100S, U17-ch4, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch4, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	41.08
Std Dev	3.431

**Gaus mean : 41.7405**


**Gaus Width: 3.6151**



# B1L100S, U17-ch4, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	76
Mean	47.88
Std Dev	3.745




# B1L100S, U17-ch4, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	49
Mean	53.43
Std Dev	8.313



# B1L100S, U17-ch4, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	50
Mean	58.78
Std Dev	2.83

# B1L100S, U17-ch4, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	18
Mean	61.28
Std Dev	1.626





# B1L100S, U17-ch4, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch5, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	84
Mean	28.2
Std Dev	5.163

**Gaus mean : 29.2751**

**Gaus Width: 4.0850**



# B1L100S, U17-ch5, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	35.46
Std Dev	3.176


**Gaus mean : 36.3770**

**Gaus Width: 2.7527**



# B1L100S, U17-ch5, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch5, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	66
Mean	49.08
Std Dev	3.091

Entry




# B1L100S, U17-ch5, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	55.4
Std Dev	3.918




# B1L100S, U17-ch5, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	39
Mean	57.64
Std Dev	9.773



# B1L100S, U17-ch5, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch5, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch6, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	29.85
Std Dev	5.27

**Gaus mean : 31.0998**

**Gaus Width: 4.2531**




# B1L100S, U17-ch6, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	34.79
Std Dev	3.579


**Gaus mean : 35.4985**  
**Gaus Width: 3.2357**



# B1L100S, U17-ch6, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch6, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	60
Mean	47.83
Std Dev	2.806

Entry




# B1L100S, U17-ch6, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	54.65
Std Dev	3.057



# B1L100S, U17-ch6, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl

Entries	42
Mean	59.4
Std Dev	2.619

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0


0

# B1L100S, U17-ch6, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	57.33
Std Dev	15.42





# B1L100S, U17-ch6, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	21
Std Dev	29.7

# B1L100S, U17-ch7, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	31.59
Std Dev	5.063

**Gaus mean : 32.3746**

**Gaus Width: 3.1840**



# B1L100S, U17-ch7, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	37.16
Std Dev	2.928

**Gaus mean : 37.6912**

**Gaus Width: 3.0020**



# B1L100S, U17-ch7, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	44.22
Std Dev	3.507

**Gaus mean : 44.6789**

**Gaus Width: 4.0225**




# B1L100S, U17-ch7, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	60
Mean	50.97
Std Dev	3.114



# B1L100S, U17-ch7, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch7, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	29
Mean	61.38
Std Dev	1.606

ampl



# B1L100S, U17-ch7, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch7, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch8, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	27.37
Std Dev	4.823

**Gaus mean : 28.3913**

**Gaus Width: 4.0394**



# B1L100S, U17-ch8, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	34.13
Std Dev	3.527

**Gaus mean : 34.0788**

**Gaus Width: 4.4646**



# B1L100S, U17-ch8, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	39.93
Std Dev	3.857

**Gaus mean : 40.4657**


**Gaus Width: 4.3656**



# B1L100S, U17-ch8, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	76
Mean	47.3
Std Dev	3.787



# B1L100S, U17-ch8, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	54
Mean	53.52
Std Dev	2.713

# B1L100S, U17-ch8, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	55
Mean	59.05
Std Dev	2.786

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L100S, U17-ch8, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	57.33
Std Dev	15.38





# B1L100S, U17-ch8, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch9, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	63
Mean	27.6
Std Dev	2.958

**Gaus mean : 28.0709**


**Gaus Width: 4.0761**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch9, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	35.21
Std Dev	3.491


**Gaus mean : 34.9389**

**Gaus Width: 3.8535**

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch9, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	41.57
Std Dev	3.457

**Gaus mean : 42.4775**

**Gaus Width: 4.3851**



# B1L100S, U17-ch9, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	74
Mean	48.24
Std Dev	3.529

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch9, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	49
Mean	54.1
Std Dev	3.524



# B1L100S, U17-ch9, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch9, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch9, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch10, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	28.03
Std Dev	3.548

**Gaus mean : 28.5930**

**Gaus Width: 3.4484**



# B1L100S, U17-ch10, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	35.16
Std Dev	3.346

**Gaus mean : 35.8121**

**Gaus Width: 3.4474**



# B1L100S, U17-ch10, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	42.2
Std Dev	3.553

**Gaus mean : 42.8919**

**Gaus Width: 3.8114**




# B1L100S, U17-ch10, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	47.74
Std Dev	3.617




# B1L100S, U17-ch10, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	54.15
Std Dev	3.348




# B1L100S, U17-ch10, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	55
Mean	58.44
Std Dev	8.399



# B1L100S, U17-ch10, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch10, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	20.67
Std Dev	29.23

# B1L100S, U17-ch11, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	30.02
Std Dev	3.612

**Gaus mean : 30.3396**

**Gaus Width: 3.7643**



# B1L100S, U17-ch11, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	75
Mean	36.56
Std Dev	3.641

**Gaus mean : 36.8515**


**Gaus Width: 3.3390**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L100S, U17-ch11, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	43.53
Std Dev	2.71

**Gaus mean : 43.8187**

**Gaus Width: 2.7725**




# B1L100S, U17-ch11, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	47
Mean	49.49
Std Dev	2.79



# B1L100S, U17-ch11, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	76
Mean	55.2
Std Dev	3.253

# B1L100S, U17-ch11, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	40
Mean	59.05
Std Dev	9.711



# B1L100S, U17-ch11, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.4
Std Dev	1.2

0 10 20 30 40 50 60 70

ampl





# B1L100S, U17-ch11, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L100S, U17-ch12, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	70
Mean	29.11
Std Dev	4.674

**Gaus mean : 30.5495**

**Gaus Width: 2.9539**

Entry




# B1L100S, U17-ch12, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	38
Std Dev	3.526

**Gaus mean : 38.3402**  
**Gaus Width: 3.9325**



# B1L100S, U17-ch12, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	44
Mean	42.89
Std Dev	3.619

**Gaus mean : 43.0713**

**Gaus Width: 5.2173**




# B1L100S, U17-ch12, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	80
Mean	49.66
Std Dev	3.64



# B1L100S, U17-ch12, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	62
Mean	56.89
Std Dev	3.038

# B1L100S, U17-ch12, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	27
Mean	60
Std Dev	2.434



# B1L100S, U17-ch12, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch12, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch13, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	93
Mean	30.34
Std Dev	3.557

**Gaus mean : 30.4112**


**Gaus Width: 4.1712**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch13, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	38
Std Dev	3.582

**Gaus mean : 38.8774**

**Gaus Width: 4.5438**



# B1L100S, U17-ch13, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	43.65
Std Dev	3.228

**Gaus mean : 43.9959**

**Gaus Width: 3.5450**




# B1L100S, U17-ch13, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	50.22
Std Dev	3.083




# B1L100S, U17-ch13, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	56.17
Std Dev	3.364




# B1L100S, U17-ch13, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	58.98
Std Dev	9.387



# B1L100S, U17-ch13, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch13, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	22
Std Dev	0

# B1L100S, U17-ch14, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	28.32
Std Dev	3.465

**Gaus mean : 28.9949**

**Gaus Width: 3.7334**



# B1L100S, U17-ch14, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	34.89
Std Dev	3.754

**Gaus mean : 35.4872**

**Gaus Width: 4.0282**



# B1L100S, U17-ch14, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	42.68
Std Dev	3.72

**Gaus mean : 42.6207**

**Gaus Width: 4.0687**




# B1L100S, U17-ch14, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	48.1
Std Dev	3.879




# B1L100S, U17-ch14, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	55
Mean	53.09
Std Dev	3.386



# B1L100S, U17-ch14, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	57
Mean	58.74
Std Dev	2.813

# B1L100S, U17-ch14, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	17
Mean	57.76
Std Dev	14.5





# B1L100S, U17-ch14, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch15, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	51
Mean	29.71
Std Dev	5.188

**Gaus mean : 30.5471**

**Gaus Width: 3.7428**

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20


30

40

50

60

70



# B1L100S, U17-ch15, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	35.85
Std Dev	3.509

**Gaus mean : 36.3104**

**Gaus Width: 3.7508**



# B1L100S, U17-ch15, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	43.84
Std Dev	3.535

**Gaus mean : 44.4341**

**Gaus Width: 4.0186**




# B1L100S, U17-ch15, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	53
Mean	50.02
Std Dev	3.317



# B1L100S, U17-ch15, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch15, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch15, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch15, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch16, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	26.86
Std Dev	3.98

**Gaus mean : 27.1716**

**Gaus Width: 4.3121**



# B1L100S, U17-ch16, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	34.43
Std Dev	3.427

**Gaus mean : 34.5827**

**Gaus Width: 3.9083**



# B1L100S, U17-ch16, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	41.37
Std Dev	3.877

**Gaus mean : 41.5701**


**Gaus Width: 4.1341**



# B1L100S, U17-ch16, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch16, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch16, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

10  
8  
6  
4  
2  
0

Entries	61
Mean	58.05
Std Dev	7.976


ampl



# B1L100S, U17-ch16, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch16, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	26.33
Std Dev	25.59

# B1L100S, U17-ch17, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	28.35
Std Dev	5.169

**Gaus mean : 28.5902**

**Gaus Width: 4.3009**



# B1L100S, U17-ch17, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	34.67
Std Dev	3.594

**Gaus mean : 35.6829**

**Gaus Width: 3.4877**



# B1L100S, U17-ch17, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	42.38
Std Dev	3.592

**Gaus mean : 42.7444**

**Gaus Width: 3.6267**




# B1L100S, U17-ch17, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	48.89
Std Dev	3.852




# B1L100S, U17-ch17, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	54.87
Std Dev	3.405




# B1L100S, U17-ch17, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	59.02
Std Dev	8.705



# B1L100S, U17-ch17, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch17, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch18, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	28.48
Std Dev	3.699

**Gaus mean : 29.1586**

**Gaus Width: 4.5431**



# B1L100S, U17-ch18, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	34.98
Std Dev	3.171

**Gaus mean : 35.0072**

**Gaus Width: 3.5118**



# B1L100S, U17-ch18, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	41.29
Std Dev	3.571

**Gaus mean : 42.1230**


**Gaus Width: 2.6519**



# B1L100S, U17-ch18, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch18, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	47
Mean	54.57
Std Dev	3.113



# B1L100S, U17-ch18, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch18, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	13
Mean	57.46
Std Dev	16.62





# B1L100S, U17-ch18, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch19, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	27.06
Std Dev	6.395

**Gaus mean : 28.7772**

**Gaus Width: 3.5992**



# B1L100S, U17-ch19, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	35.42
Std Dev	3.43

**Gaus mean : 36.1665**

**Gaus Width: 3.5169**



# B1L100S, U17-ch19, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	41.77
Std Dev	3.651

**Gaus mean : 42.2260**

**Gaus Width: 3.9909**




# B1L100S, U17-ch19, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	61
Mean	48.39
Std Dev	3.184



# B1L100S, U17-ch19, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch19, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch19, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch19, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	5
Mean	16.8
Std Dev	24.49

# B1L100S, U17-ch20, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	81
Mean	29.93
Std Dev	6.218

**Gaus mean : 31.4843**


**Gaus Width: 4.6205**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L100S, U17-ch20, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	37.19
Std Dev	3.145

**Gaus mean : 37.6693**  
**Gaus Width: 3.8841**



# B1L100S, U17-ch20, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	42.88
Std Dev	3.53

**Gaus mean : 43.1474**

**Gaus Width: 4.0916**




# B1L100S, U17-ch20, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	49.8
Std Dev	3.817




# B1L100S, U17-ch20, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	55.55
Std Dev	3.613




# B1L100S, U17-ch20, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	58.86
Std Dev	8.683



# B1L100S, U17-ch20, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch20, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch21, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	84
Mean	29.95
Std Dev	4.18

**Gaus mean : 30.5839**

**Gaus Width: 3.9490**



# B1L100S, U17-ch21, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	37.4
Std Dev	3.679

**Gaus mean : 37.9554**

**Gaus Width: 3.9172**



# B1L100S, U17-ch21, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	44.26
Std Dev	3.445

**Gaus mean : 44.9054**

**Gaus Width: 3.4470**




# B1L100S, U17-ch21, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	50.84
Std Dev	3.225




# B1L100S, U17-ch21, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	57
Std Dev	3.081




# B1L100S, U17-ch21, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	41
Mean	58.24
Std Dev	9.604



# B1L100S, U17-ch21, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	5
Mean	61.4
Std Dev	1.02



# B1L100S, U17-ch21, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch22, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	28.62
Std Dev	5.027

**Gaus mean : 28.5200**

**Gaus Width: 4.4161**



# B1L100S, U17-ch22, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	34.87
Std Dev	3.771

**Gaus mean : 34.5031**

**Gaus Width: 4.1241**



# B1L100S, U17-ch22, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	42.62
Std Dev	3.94

**Gaus mean : 43.0970**

**Gaus Width: 3.9827**




# B1L100S, U17-ch22, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	48
Mean	48.08
Std Dev	3.101




# B1L100S, U17-ch22, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	53.98
Std Dev	3.373




# B1L100S, U17-ch22, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	62
Mean	58.18
Std Dev	7.977



# B1L100S, U17-ch22, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch22, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch23, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	28.73
Std Dev	3.385

**Gaus mean : 28.9569**

**Gaus Width: 3.7590**



# B1L100S, U17-ch23, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	35.02
Std Dev	5.242

**Gaus mean : 35.7439**

**Gaus Width: 4.2049**



# B1L100S, U17-ch23, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	42.53
Std Dev	3.28

**Gaus mean : 42.8538**


**Gaus Width: 3.3335**



# B1L100S, U17-ch23, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	68
Mean	48.16
Std Dev	3.248

# B1L100S, U17-ch23, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	55.67
Std Dev	3.064




# B1L100S, U17-ch23, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	33
Mean	58.12
Std Dev	10.53




# B1L100S, U17-ch23, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	12
Mean	62.08
Std Dev	1.187






# B1L100S, U17-ch23, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch24, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	28.06
Std Dev	3.468

**Gaus mean : 28.3153**

**Gaus Width: 3.8250**



# B1L100S, U17-ch24, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	36.05
Std Dev	3.888

**Gaus mean : 36.3382**

**Gaus Width: 3.8468**



# B1L100S, U17-ch24, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	42.81
Std Dev	3.735

**Gaus mean : 43.8001**

**Gaus Width: 3.8118**




# B1L100S, U17-ch24, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	48.28
Std Dev	3.67




# B1L100S, U17-ch24, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	54.95
Std Dev	3.61




# B1L100S, U17-ch24, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	49
Mean	57.61
Std Dev	8.847



# B1L100S, U17-ch24, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	15
Mean	60.8
Std Dev	2.04



# B1L100S, U17-ch24, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch25, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	28.44
Std Dev	5.942

**Gaus mean : 29.3446**

**Gaus Width: 3.7067**



# B1L100S, U17-ch25, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	35.47
Std Dev	2.903

**Gaus mean : 36.6359**


**Gaus Width: 2.4693**



# B1L100S, U17-ch25, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch25, adc3


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch25, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch25, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch25, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	54.56
Std Dev	19.33

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch25, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch26, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	28.2
Std Dev	5.877

**Gaus mean : 29.4353**

**Gaus Width: 3.8840**



# B1L100S, U17-ch26, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	36.01
Std Dev	3.924

**Gaus mean : 36.5863**

**Gaus Width: 3.6400**



# B1L100S, U17-ch26, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	43.32
Std Dev	3.6

**Gaus mean : 43.6614**

**Gaus Width: 4.2126**




# B1L100S, U17-ch26, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	59
Mean	48.81
Std Dev	3.572



# B1L100S, U17-ch26, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	58
Mean	54.97
Std Dev	3.151

# B1L100S, U17-ch26, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	49
Mean	58.53
Std Dev	8.832



# B1L100S, U17-ch26, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	61.57
Std Dev	1.178

0 10 20 30 40 50 60 70

ampl





# B1L100S, U17-ch26, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch27, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	30.54
Std Dev	4.991

**Gaus mean : 31.3870**

**Gaus Width: 3.7759**



# B1L100S, U17-ch27, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	38.43
Std Dev	3.483

**Gaus mean : 38.7656**

**Gaus Width: 3.8877**



# B1L100S, U17-ch27, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	44.36
Std Dev	3.362

**Gaus mean : 45.5799**

**Gaus Width: 2.9813**




# B1L100S, U17-ch27, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	59
Mean	50.64
Std Dev	3.007



# B1L100S, U17-ch27, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	59
Mean	56.54
Std Dev	3.121

# B1L100S, U17-ch27, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	41
Mean	58.93
Std Dev	9.61

0 10 20 30 40 50 60 70

ampl



# B1L100S, U17-ch27, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch27, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch28, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	27.14
Std Dev	5.125

**Gaus mean : 27.3192**

**Gaus Width: 5.2956**



# B1L100S, U17-ch28, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	33.83
Std Dev	3.498

**Gaus mean : 34.3984**

**Gaus Width: 3.5897**



# B1L100S, U17-ch28, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	70
Mean	40.86
Std Dev	3.611

**Gaus mean : 41.3361**


**Gaus Width: 3.3205**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch28, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	58
Mean	47.4
Std Dev	3.454



# B1L100S, U17-ch28, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch28, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	54
Mean	58.69
Std Dev	2.987

ampl




# B1L100S, U17-ch28, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	21
Mean	58.48
Std Dev	13.14





# B1L100S, U17-ch28, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch29, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	27.89
Std Dev	5.796

**Gaus mean : 28.9061**

**Gaus Width: 3.0391**



# B1L100S, U17-ch29, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	35.95
Std Dev	3.322

**Gaus mean : 36.4830**

**Gaus Width: 3.3510**



# B1L100S, U17-ch29, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	42.69
Std Dev	2.912

**Gaus mean : 43.1980**


**Gaus Width: 3.1240**



# B1L100S, U17-ch29, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	70
Mean	48.61
Std Dev	3.518

# B1L100S, U17-ch29, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch29, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch29, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5


1

0.5

0

ampl

Entries	8
Mean	54.12
Std Dev	20.48





# B1L100S, U17-ch29, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch30, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	80
Mean	30.12
Std Dev	5.021

**Gaus mean : 30.4269**

**Gaus Width: 3.7589**



# B1L100S, U17-ch30, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	37.24
Std Dev	3.774

**Gaus mean : 37.3605**

**Gaus Width: 4.7645**



# B1L100S, U17-ch30, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	43.3
Std Dev	3.429

**Gaus mean : 44.0743**

**Gaus Width: 3.6420**




# B1L100S, U17-ch30, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	71
Mean	49.72
Std Dev	3.457



# B1L100S, U17-ch30, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch30, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	40
Mean	58.67
Std Dev	9.652



# B1L100S, U17-ch30, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch30, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch31, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	29.49
Std Dev	3.563

**Gaus mean : 29.5986**

**Gaus Width: 3.5515**



# B1L100S, U17-ch31, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	36.31
Std Dev	3.439

**Gaus mean : 37.6647**

**Gaus Width: 3.2793**



# B1L100S, U17-ch31, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	42.51
Std Dev	3.602

**Gaus mean : 43.0483**


**Gaus Width: 3.9173**



# B1L100S, U17-ch31, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch31, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch31, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	43
Mean	60.4
Std Dev	2.169

# B1L100S, U17-ch31, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch31, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch32, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	84
Mean	27.7
Std Dev	3.835

**Gaus mean : 27.9595**

**Gaus Width: 4.3261**



# B1L100S, U17-ch32, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	68
Mean	35.26
Std Dev	3.509

**Gaus mean : 35.9409**


**Gaus Width: 3.0678**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch32, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	41.65
Std Dev	2.982

**Gaus mean : 42.0146**

**Gaus Width: 3.4315**




# B1L100S, U17-ch32, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	73
Mean	47.22
Std Dev	3.665

Entry




# B1L100S, U17-ch32, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	54.33
Std Dev	2.884




# B1L100S, U17-ch32, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	58.27
Std Dev	8.568




# B1L100S, U17-ch32, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	11
Mean	62
Std Dev	1.128






# B1L100S, U17-ch32, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch33, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	90
Mean	27.46
Std Dev	4.115

**Gaus mean : 28.2148**


**Gaus Width: 3.8984**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch33, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	34.88
Std Dev	3.206

**Gaus mean : 35.5033**

**Gaus Width: 3.4792**



# B1L100S, U17-ch33, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	41.69
Std Dev	3.445

**Gaus mean : 42.0542**

**Gaus Width: 3.4091**




# B1L100S, U17-ch33, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	48.75
Std Dev	3.302




# B1L100S, U17-ch33, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	54.4
Std Dev	3.171




# B1L100S, U17-ch33, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	55
Mean	59.53
Std Dev	2.662



# B1L100S, U17-ch33, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch33, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch34, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	28.13
Std Dev	3.76

**Gaus mean : 28.4601**

**Gaus Width: 3.7195**



# B1L100S, U17-ch34, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	35.16
Std Dev	3.488

**Gaus mean : 36.4448**

**Gaus Width: 4.3897**



# B1L100S, U17-ch34, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	41.05
Std Dev	3.976

**Gaus mean : 42.4100**

**Gaus Width: 4.0051**




# B1L100S, U17-ch34, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	65
Mean	47.48
Std Dev	3.31



# B1L100S, U17-ch34, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	58
Mean	53.76
Std Dev	3.186

# B1L100S, U17-ch34, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch34, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch34, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch35, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	28.88
Std Dev	4.016

**Gaus mean : 29.1692**

**Gaus Width: 4.2649**



# B1L100S, U17-ch35, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	35.47
Std Dev	4.051

**Gaus mean : 36.4010**

**Gaus Width: 4.0622**



# B1L100S, U17-ch35, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	41.96
Std Dev	3.505

**Gaus mean : 42.8637**


**Gaus Width: 3.5199**



# B1L100S, U17-ch35, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	68
Mean	48.5
Std Dev	3.314

# B1L100S, U17-ch35, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	54.14
Std Dev	7.481



# B1L100S, U17-ch35, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	48
Mean	60.35
Std Dev	1.931

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

2

4

6


8

10

# B1L100S, U17-ch35, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch35, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch36, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	29.36
Std Dev	3.434

**Gaus mean : 30.2267**

**Gaus Width: 3.5480**



# B1L100S, U17-ch36, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	36.01
Std Dev	3.385

**Gaus mean : 36.1270**

**Gaus Width: 3.9686**



# B1L100S, U17-ch36, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	42.11
Std Dev	3.337

**Gaus mean : 43.2404**


**Gaus Width: 3.5786**



# B1L100S, U17-ch36, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	71
Mean	48.97
Std Dev	3.423

# B1L100S, U17-ch36, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	49
Mean	54.2
Std Dev	3.301




# B1L100S, U17-ch36, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	58.56
Std Dev	8.102



# B1L100S, U17-ch36, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch36, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch37, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	28.96
Std Dev	6.031

**Gaus mean : 30.1700**

**Gaus Width: 3.4140**



# B1L100S, U17-ch37, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	36.65
Std Dev	3.298

**Gaus mean : 37.2090**

**Gaus Width: 4.1661**



# B1L100S, U17-ch37, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	43.53
Std Dev	3.547

**Gaus mean : 44.2375**


**Gaus Width: 3.1040**



# B1L100S, U17-ch37, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch37, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	54
Mean	55.52
Std Dev	2.74

# B1L100S, U17-ch37, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	52
Mean	59.12
Std Dev	8.527

ampl

0 10 20 30 40 50 60 70

1

2

3

4

5

6

7

8

9

# B1L100S, U17-ch37, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch37, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch38, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	80
Mean	29.46
Std Dev	6.227

**Gaus mean : 30.4885**

**Gaus Width: 4.0561**



# B1L100S, U17-ch38, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	37.31
Std Dev	3.864

**Gaus mean : 37.5511**

**Gaus Width: 3.4740**



# B1L100S, U17-ch38, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	43.62
Std Dev	3.317

**Gaus mean : 44.2666**


**Gaus Width: 3.6461**



# B1L100S, U17-ch38, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch38, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	55.88
Std Dev	3.238




# B1L100S, U17-ch38, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	60.11
Std Dev	2.443



# B1L100S, U17-ch38, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch38, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch39, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	30.05
Std Dev	3.552

**Gaus mean : 29.9281**

**Gaus Width: 5.0819**



# B1L100S, U17-ch39, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	36.69
Std Dev	3.319

**Gaus mean : 37.0870**

**Gaus Width: 3.4415**



# B1L100S, U17-ch39, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	42.79
Std Dev	3.224

**Gaus mean : 43.8244**

**Gaus Width: 3.2843**




# B1L100S, U17-ch39, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	49.79
Std Dev	3.314




# B1L100S, U17-ch39, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	66
Mean	56.36
Std Dev	3.218



# B1L100S, U17-ch39, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch39, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch39, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch40, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	26.81
Std Dev	5.629

**Gaus mean : 27.9706**

**Gaus Width: 3.8818**



# B1L100S, U17-ch40, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	34.13
Std Dev	3.627

**Gaus mean : 34.3960**

**Gaus Width: 3.3955**



# B1L100S, U17-ch40, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	40.03
Std Dev	3.506

**Gaus mean : 40.4822**


**Gaus Width: 3.7792**



# B1L100S, U17-ch40, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch40, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch40, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch40, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	20
Mean	58.3
Std Dev	13.47





# B1L100S, U17-ch40, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch41, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	66
Mean	28.48
Std Dev	3.206

**Gaus mean : 29.0961**

**Gaus Width: 3.4905**

Entry



# B1L100S, U17-ch41, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	35.33
Std Dev	3.744

**Gaus mean : 35.4860**

**Gaus Width: 3.8224**



# B1L100S, U17-ch41, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	42.06
Std Dev	3.601

**Gaus mean : 42.5911**

**Gaus Width: 4.0806**




# B1L100S, U17-ch41, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	60
Mean	48.62
Std Dev	3.606



# B1L100S, U17-ch41, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	41
Mean	53.59
Std Dev	2.896

# B1L100S, U17-ch41, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	59.01
Std Dev	3.107



# B1L100S, U17-ch41, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch41, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch42, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	25.39
Std Dev	5.621

**Gaus mean : 26.5777**

**Gaus Width: 2.9849**



# B1L100S, U17-ch42, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	77
Mean	33.31
Std Dev	3.3

**Gaus mean : 33.9005**


**Gaus Width: 3.5666**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch42, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	40.38
Std Dev	4.157

**Gaus mean : 40.5996**


**Gaus Width: 4.2168**



# B1L100S, U17-ch42, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch42, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	46
Mean	51.89
Std Dev	2.876

# B1L100S, U17-ch42, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	57.58
Std Dev	3.428




# B1L100S, U17-ch42, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	21
Mean	57.9
Std Dev	13.21





# B1L100S, U17-ch42, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch43, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	29.72
Std Dev	5.031

**Gaus mean : 29.9424**

**Gaus Width: 5.3719**



# B1L100S, U17-ch43, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	36.08
Std Dev	3.533

**Gaus mean : 36.4436**

**Gaus Width: 3.5688**



# B1L100S, U17-ch43, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	42.39
Std Dev	3.55

**Gaus mean : 42.2311**


**Gaus Width: 4.4554**



# B1L100S, U17-ch43, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch43, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	56.09
Std Dev	3.547




# B1L100S, U17-ch43, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	58.65
Std Dev	9.418



# B1L100S, U17-ch43, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch43, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch44, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	68
Mean	26.88
Std Dev	4.645

**Gaus mean : 27.4689**


**Gaus Width: 3.2201**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch44, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	34.18
Std Dev	3.595

**Gaus mean : 34.5631**

**Gaus Width: 4.0428**



# B1L100S, U17-ch44, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	40.74
Std Dev	3.589

**Gaus mean : 41.1147**

**Gaus Width: 3.5681**




# B1L100S, U17-ch44, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	57
Mean	47.44
Std Dev	3.026



# B1L100S, U17-ch44, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	63
Mean	53.46
Std Dev	3.246

# B1L100S, U17-ch44, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch44, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	11
Mean	62
Std Dev	1.128





# B1L100S, U17-ch44, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch45, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	30.22
Std Dev	4.884

**Gaus mean : 30.4548**

**Gaus Width: 3.4274**



# B1L100S, U17-ch45, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	37.05
Std Dev	3.531

**Gaus mean : 37.9184**


**Gaus Width: 2.8762**



# B1L100S, U17-ch45, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch45, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	49.94
Std Dev	3.121



# B1L100S, U17-ch45, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	60
Mean	56.2
Std Dev	3.145

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L100S, U17-ch45, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	42
Mean	58.69
Std Dev	9.508



# B1L100S, U17-ch45, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch45, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

Entries	1
Mean	25
Std Dev	0

ampl

# B1L100S, U17-ch46, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	92
Mean	28.07
Std Dev	6.264

**Gaus mean : 28.4779**

**Gaus Width: 4.1974**



# B1L100S, U17-ch46, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	34.58
Std Dev	5.749


**Gaus mean : 36.0851**

**Gaus Width: 3.2989**



# B1L100S, U17-ch46, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch46, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	71
Mean	48.41
Std Dev	3.563



# B1L100S, U17-ch46, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch46, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	36
Mean	59.86
Std Dev	2.405




# B1L100S, U17-ch46, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	10
Mean	55.8
Std Dev	18.66





# B1L100S, U17-ch46, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch47, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	26.98
Std Dev	6.02

**Gaus mean : 28.2632**

**Gaus Width: 3.3921**



# B1L100S, U17-ch47, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	34.42
Std Dev	3.196

**Gaus mean : 35.0969**

**Gaus Width: 3.7418**



# B1L100S, U17-ch47, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	41.36
Std Dev	3.999

**Gaus mean : 41.6093**

**Gaus Width: 4.8310**



# B1L100S, U17-ch47, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	61
Mean	48.03
Std Dev	3.289

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch47, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	53.57
Std Dev	3.51




# B1L100S, U17-ch47, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	57.61
Std Dev	8.263




# B1L100S, U17-ch47, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	61.67
Std Dev	1.535





# B1L100S, U17-ch47, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	63
Std Dev	0

# B1L100S, U17-ch48, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	79
Mean	28.53
Std Dev	3.314

**Gaus mean : 28.8072**

**Gaus Width: 3.6626**

Entry



# B1L100S, U17-ch48, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	35.14
Std Dev	3.231

**Gaus mean : 35.7885**

**Gaus Width: 2.9432**



# B1L100S, U17-ch48, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	41.43
Std Dev	3.263

**Gaus mean : 41.6516**

**Gaus Width: 3.6529**




# B1L100S, U17-ch48, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	80
Mean	47.89
Std Dev	3.742




# B1L100S, U17-ch48, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	51
Mean	55.16
Std Dev	3.369



# B1L100S, U17-ch48, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch48, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch48, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch49, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	80
Mean	28.29
Std Dev	4.822

**Gaus mean : 29.2432**


**Gaus Width: 3.6459**



# B1L100S, U17-ch49, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch49, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	42.97
Std Dev	3.266

**Gaus mean : 43.6027**

**Gaus Width: 3.3877**




# B1L100S, U17-ch49, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	49.24
Std Dev	3.329



# B1L100S, U17-ch49, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	63
Mean	55.38
Std Dev	2.952

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L100S, U17-ch49, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	41
Mean	58.51
Std Dev	9.521

ampl


0 10 20 30 40 50 60 70



# B1L100S, U17-ch49, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch49, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch50, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	28.67
Std Dev	5.898

**Gaus mean : 29.1793**

**Gaus Width: 3.9969**



# B1L100S, U17-ch50, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	48
Mean	36.1
Std Dev	3.46

**Gaus mean : 37.1094**

**Gaus Width: 4.0092**



# B1L100S, U17-ch50, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	77
Mean	41.95
Std Dev	3.904

**Gaus mean : 42.3550**

**Gaus Width: 3.7695**

Entry




# B1L100S, U17-ch50, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	48.62
Std Dev	3.277




# B1L100S, U17-ch50, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	84
Mean	55.25
Std Dev	3.931

Entry



# B1L100S, U17-ch50, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

7

6

5

4

3

2

1

0

Entries	37
Mean	60.16
Std Dev	2.319

ampl

0

10

20

30

40

50

60

70

# B1L100S, U17-ch50, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch50, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch51, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	28.96
Std Dev	3.377

**Gaus mean : 29.5393**

**Gaus Width: 3.8518**



# B1L100S, U17-ch51, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	37.04
Std Dev	3.425

**Gaus mean : 37.6908**

**Gaus Width: 3.5542**



# B1L100S, U17-ch51, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	42.21
Std Dev	3.678

**Gaus mean : 43.7696**

**Gaus Width: 4.1681**



# B1L100S, U17-ch51, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	71
Mean	48.38
Std Dev	3.437

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch51, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	55.33
Std Dev	3.473






# B1L100S, U17-ch51, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch51, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch52, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	29.54
Std Dev	3.318

**Gaus mean : 30.1078**

**Gaus Width: 3.6347**



# B1L100S, U17-ch52, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	35.91
Std Dev	4.144

**Gaus mean : 36.5001**

**Gaus Width: 4.5092**



# B1L100S, U17-ch52, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	42.02
Std Dev	2.909

**Gaus mean : 41.9111**

**Gaus Width: 3.0863**




# B1L100S, U17-ch52, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	64
Mean	48.31
Std Dev	3.015



# B1L100S, U17-ch52, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch52, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch52, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	10
Mean	62.5
Std Dev	0.6708






# B1L100S, U17-ch52, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch53, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	29.21
Std Dev	3.41

**Gaus mean : 29.3380**

**Gaus Width: 3.2255**



# B1L100S, U17-ch53, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	35.45
Std Dev	4.346

**Gaus mean : 36.5789**

**Gaus Width: 4.9135**



# B1L100S, U17-ch53, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	41.71
Std Dev	3.594

**Gaus mean : 42.2888**

**Gaus Width: 3.8041**




# B1L100S, U17-ch53, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	48.63
Std Dev	3.551




# B1L100S, U17-ch53, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	49
Mean	53.57
Std Dev	3.865




# B1L100S, U17-ch53, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	58.18
Std Dev	7.645



# B1L100S, U17-ch53, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.2
Std Dev	1.833

0 10 20 30 40 50 60 70

ampl





# B1L100S, U17-ch53, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch54, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	26.53
Std Dev	3.325

**Gaus mean : 26.8756**

**Gaus Width: 3.7864**



# B1L100S, U17-ch54, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	72
Mean	34.06
Std Dev	3.329

**Gaus mean : 34.8115**

**Gaus Width: 3.3844**

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20

30

40

50

60

70

# B1L100S, U17-ch54, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	40.84
Std Dev	3.47

**Gaus mean : 40.9018**

**Gaus Width: 4.4689**




# B1L100S, U17-ch54, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	46.15
Std Dev	3.319




# B1L100S, U17-ch54, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	52.5
Std Dev	3.179



# B1L100S, U17-ch54, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	56
Mean	58.71
Std Dev	2.711

# B1L100S, U17-ch54, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	18
Mean	58.11
Std Dev	14.14





# B1L100S, U17-ch54, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch55, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	28.29
Std Dev	4.571

**Gaus mean : 29.1586**

**Gaus Width: 3.3331**



# B1L100S, U17-ch55, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	35.9
Std Dev	3.229

**Gaus mean : 36.0736**

**Gaus Width: 3.2475**



# B1L100S, U17-ch55, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	41.89
Std Dev	3.515

**Gaus mean : 42.3232**

**Gaus Width: 4.0604**




# B1L100S, U17-ch55, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	48.54
Std Dev	3.475




# B1L100S, U17-ch55, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	54.43
Std Dev	3.474




# B1L100S, U17-ch55, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	48
Mean	59.92
Std Dev	2.448



# B1L100S, U17-ch55, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch55, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch56, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	27.85
Std Dev	3.596

**Gaus mean : 28.3846**

**Gaus Width: 3.6033**



# B1L100S, U17-ch56, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	33.87
Std Dev	5.473

**Gaus mean : 34.4869**

**Gaus Width: 3.5899**



# B1L100S, U17-ch56, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	40.44
Std Dev	3.389

**Gaus mean : 40.7781**

**Gaus Width: 3.7532**




# B1L100S, U17-ch56, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	47.08
Std Dev	3.836




# B1L100S, U17-ch56, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	63
Mean	53.44
Std Dev	3.677



# B1L100S, U17-ch56, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch56, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch56, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	27.67
Std Dev	26.28

# B1L100S, U17-ch57, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	27.57
Std Dev	4.836

**Gaus mean : 28.0873**

**Gaus Width: 3.4329**



# B1L100S, U17-ch57, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	35.23
Std Dev	2.975

**Gaus mean : 35.7808**

**Gaus Width: 3.2126**



# B1L100S, U17-ch57, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	41.91
Std Dev	3.702

**Gaus mean : 42.8462**


**Gaus Width: 4.6303**



# B1L100S, U17-ch57, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	72
Mean	48.28
Std Dev	3.587

# B1L100S, U17-ch57, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	67
Mean	55.58
Std Dev	2.902

Entry




# B1L100S, U17-ch57, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	40
Mean	60.48
Std Dev	2.037



# B1L100S, U17-ch57, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch57, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch58, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	90
Mean	28.47
Std Dev	3.73

**Gaus mean : 28.9953**

**Gaus Width: 4.1669**

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

2

4

6

8

10

# B1L100S, U17-ch58, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	35.8
Std Dev	3.5

**Gaus mean : 36.2569**

**Gaus Width: 4.1927**



# B1L100S, U17-ch58, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	42.37
Std Dev	3.377

**Gaus mean : 43.1486**

**Gaus Width: 3.7547**




# B1L100S, U17-ch58, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	70
Mean	48.97
Std Dev	3.501



# B1L100S, U17-ch58, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch58, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch58, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch58, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch59, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	28.97
Std Dev	3.277

**Gaus mean : 29.1424**

**Gaus Width: 3.6385**



# B1L100S, U17-ch59, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	36.72
Std Dev	3.989

**Gaus mean : 36.9295**

**Gaus Width: 4.1263**



# B1L100S, U17-ch59, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	43.16
Std Dev	3.861

**Gaus mean : 44.0774**

**Gaus Width: 4.4512**




# B1L100S, U17-ch59, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	68
Mean	49.91
Std Dev	3.981



# B1L100S, U17-ch59, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch59, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	39
Mean	58.79
Std Dev	9.78



# B1L100S, U17-ch59, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


9

Mean

61.33

Std Dev

1.414






# B1L100S, U17-ch59, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	4
Mean	5.75
Std Dev	9.959

# B1L100S, U17-ch60, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	26.87
Std Dev	4.749

**Gaus mean : 28.0013**

**Gaus Width: 4.1211**



# B1L100S, U17-ch60, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	67
Mean	33.94
Std Dev	3.607

**Gaus mean : 34.7622**


**Gaus Width: 4.2372**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch60, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	41.01
Std Dev	3.479

**Gaus mean : 41.5155**


**Gaus Width: 3.1177**



# B1L100S, U17-ch60, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch60, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	40
Mean	53.7
Std Dev	2.917



# B1L100S, U17-ch60, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch60, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	21
Mean	57.86
Std Dev	13.08






# B1L100S, U17-ch60, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch61, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	28.14
Std Dev	6.77

**Gaus mean : 29.9879**

**Gaus Width: 4.4922**



# B1L100S, U17-ch61, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	35.09
Std Dev	3.476

**Gaus mean : 35.1941**

**Gaus Width: 4.1838**



# B1L100S, U17-ch61, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	41.65
Std Dev	3.587

**Gaus mean : 42.1978**


**Gaus Width: 4.2008**



# B1L100S, U17-ch61, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch61, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	71
Mean	54.73
Std Dev	3.026

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L100S, U17-ch61, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	59.95
Std Dev	2.068




# B1L100S, U17-ch61, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	10
Mean	56.4
Std Dev	18.81





# B1L100S, U17-ch61, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch62, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	27.9
Std Dev	5.9

**Gaus mean : 29.0251**

**Gaus Width: 3.4738**



# B1L100S, U17-ch62, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	34.95
Std Dev	3.192

**Gaus mean : 34.5438**

**Gaus Width: 4.2037**



# B1L100S, U17-ch62, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	41.37
Std Dev	3.546

**Gaus mean : 41.7476**

**Gaus Width: 3.4226**




# B1L100S, U17-ch62, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	58
Mean	47.88
Std Dev	3.489



# B1L100S, U17-ch62, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	64
Mean	53.86
Std Dev	3.321

# B1L100S, U17-ch62, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	58.48
Std Dev	8.003



# B1L100S, U17-ch62, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch62, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch63, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	44
Mean	27.7
Std Dev	5.225

**Gaus mean : 28.5337**

**Gaus Width: 3.2971**



# B1L100S, U17-ch63, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	84
Mean	34.96
Std Dev	3.547

**Gaus mean : 35.3028**

**Gaus Width: 3.5469**



# B1L100S, U17-ch63, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	43.2
Std Dev	3.759

**Gaus mean : 43.8724**


**Gaus Width: 3.6259**



# B1L100S, U17-ch63, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	58
Mean	50.31
Std Dev	3.364

# B1L100S, U17-ch63, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	59
Mean	56.02
Std Dev	3.27

# B1L100S, U17-ch63, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	39
Mean	58.31
Std Dev	9.83



# B1L100S, U17-ch63, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch63, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch64, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	87
Mean	27.29
Std Dev	6.248

**Gaus mean : 28.7221**

**Gaus Width: 4.0450**



# B1L100S, U17-ch64, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	68
Mean	35.15
Std Dev	3.971

**Gaus mean : 35.5695**


**Gaus Width: 3.2200**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch64, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	41.72
Std Dev	3.178

**Gaus mean : 41.7519**

**Gaus Width: 2.7930**




# B1L100S, U17-ch64, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	47.76
Std Dev	3.758



# B1L100S, U17-ch64, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	59
Mean	53.32
Std Dev	3.352

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L100S, U17-ch64, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch64, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch64, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch65, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	27.36
Std Dev	4.929

**Gaus mean : 27.8942**

**Gaus Width: 4.2494**



# B1L100S, U17-ch65, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	82
Mean	33.66
Std Dev	5.379

**Gaus mean : 34.4976**


**Gaus Width: 4.2932**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L100S, U17-ch65, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	41.25
Std Dev	3.353


**Gaus mean : 41.4403**  
**Gaus Width: 3.5562**



# B1L100S, U17-ch65, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	72
Mean	47.75
Std Dev	3.531

# B1L100S, U17-ch65, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	53.13
Std Dev	7.964




# B1L100S, U17-ch65, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	59.36
Std Dev	2.558



# B1L100S, U17-ch65, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	60.78
Std Dev	1.872

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch65, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch66, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	29.39
Std Dev	3.056

**Gaus mean : 29.3322**

**Gaus Width: 3.3771**



# B1L100S, U17-ch66, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	81
Mean	35.28
Std Dev	5.252

**Gaus mean : 36.0888**


**Gaus Width: 3.6430**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch66, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	42.84
Std Dev	3.27

**Gaus mean : 43.3720**

**Gaus Width: 3.6176**



# B1L100S, U17-ch66, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	65
Mean	48.85
Std Dev	3.621

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L100S, U17-ch66, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	53
Mean	54.55
Std Dev	3.183



# B1L100S, U17-ch66, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch66, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch66, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch67, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	27.1
Std Dev	6.861

**Gaus mean : 28.4734**

**Gaus Width: 3.6589**



# B1L100S, U17-ch67, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	35.29
Std Dev	3.363

**Gaus mean : 35.8914**

**Gaus Width: 3.6347**



# B1L100S, U17-ch67, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	41.57
Std Dev	2.979

**Gaus mean : 41.9910**


**Gaus Width: 2.6788**



# B1L100S, U17-ch67, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	80
Mean	48.4
Std Dev	3.531

# B1L100S, U17-ch67, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	51
Mean	55.22
Std Dev	3.599



# B1L100S, U17-ch67, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch67, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	11
Mean	61.82
Std Dev	1.527





# B1L100S, U17-ch67, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch68, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	27.37
Std Dev	6.555

**Gaus mean : 29.1716**

**Gaus Width: 3.7297**



# B1L100S, U17-ch68, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	34.18
Std Dev	3.06

**Gaus mean : 34.5882**

**Gaus Width: 3.3027**



# B1L100S, U17-ch68, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	41.24
Std Dev	2.754

**Gaus mean : 41.5343**

**Gaus Width: 3.0303**




# B1L100S, U17-ch68, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	69
Mean	48.01
Std Dev	3.142



# B1L100S, U17-ch68, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	48
Mean	53.94
Std Dev	2.545

# B1L100S, U17-ch68, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch68, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

5

4

3

2

1

0

Entries

16

Mean

60.88

Std Dev

1.536

ampl

0

10

20

30

40

50

60

70



# B1L100S, U17-ch68, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch69, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	28.74
Std Dev	3.675

**Gaus mean : 29.4162**

**Gaus Width: 3.3042**



# B1L100S, U17-ch69, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	35.72
Std Dev	3.542

**Gaus mean : 36.3273**

**Gaus Width: 3.8189**



# B1L100S, U17-ch69, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	45
Mean	42.4
Std Dev	3.043

**Gaus mean : 43.9132**

**Gaus Width: 3.5647**



# B1L100S, U17-ch69, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	72
Mean	47.86
Std Dev	3.917

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L100S, U17-ch69, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch69, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch69, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch69, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch70, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	28.88
Std Dev	5.159

**Gaus mean : 30.0151**

**Gaus Width: 4.0730**



# B1L100S, U17-ch70, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	34.89
Std Dev	3.981

**Gaus mean : 35.7603**

**Gaus Width: 3.7915**



# B1L100S, U17-ch70, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	42.48
Std Dev	4.136

**Gaus mean : 42.8893**

**Gaus Width: 4.7901**




# B1L100S, U17-ch70, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	49.75
Std Dev	4.043




# B1L100S, U17-ch70, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	48
Mean	54.38
Std Dev	3.364



# B1L100S, U17-ch70, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch70, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch70, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch71, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	80
Mean	27.4
Std Dev	7.798

**Gaus mean : 29.4328**


**Gaus Width: 3.3630**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch71, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	36.14
Std Dev	3.509

**Gaus mean : 37.0069**

**Gaus Width: 3.7194**



# B1L100S, U17-ch71, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	42.31
Std Dev	3.316

**Gaus mean : 42.7950**

**Gaus Width: 3.1912**



# B1L100S, U17-ch71, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	81
Mean	49.4
Std Dev	3.488

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L100S, U17-ch71, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	55.8
Std Dev	3.159




# B1L100S, U17-ch71, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	42
Mean	59.1
Std Dev	9.446



# B1L100S, U17-ch71, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch71, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch72, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	26.02
Std Dev	5.596

**Gaus mean : 27.5080**

**Gaus Width: 3.3850**



# B1L100S, U17-ch72, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	34.13
Std Dev	3.995

**Gaus mean : 34.4072**

**Gaus Width: 4.5239**



# B1L100S, U17-ch72, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	40.62
Std Dev	3.922

**Gaus mean : 41.4359**

**Gaus Width: 4.4191**




# B1L100S, U17-ch72, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	47.49
Std Dev	3.943




# B1L100S, U17-ch72, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	53.26
Std Dev	2.971




# B1L100S, U17-ch72, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	60
Mean	57.4
Std Dev	8.122



# B1L100S, U17-ch72, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch72, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch73, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	28.64
Std Dev	3.715

**Gaus mean : 28.5284**

**Gaus Width: 3.5789**



# B1L100S, U17-ch73, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	89
Mean	36.1
Std Dev	4.133

**Gaus mean : 36.6046**

**Gaus Width: 4.2789**



# B1L100S, U17-ch73, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	42.87
Std Dev	3.568

**Gaus mean : 43.6029**

**Gaus Width: 3.9126**




# B1L100S, U17-ch73, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	48.46
Std Dev	3.588




# B1L100S, U17-ch73, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	54.77
Std Dev	3.423



# B1L100S, U17-ch73, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

7  
6  
5  
4  
3  
2  
1  
0

Entries	51
Mean	57.84
Std Dev	8.757

ampl


0 10 20 30 40 50 60 70



# B1L100S, U17-ch73, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch73, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch74, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	80
Mean	28.14
Std Dev	5.047

**Gaus mean : 28.5097**

**Gaus Width: 3.6492**

Entry



# B1L100S, U17-ch74, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	34.86
Std Dev	3.469

**Gaus mean : 35.6182**

**Gaus Width: 4.1002**



# B1L100S, U17-ch74, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	42.26
Std Dev	3.433

**Gaus mean : 43.2025**

**Gaus Width: 2.8478**




# B1L100S, U17-ch74, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	54
Mean	48.44
Std Dev	3.241



# B1L100S, U17-ch74, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	71
Mean	54.46
Std Dev	3.112

# B1L100S, U17-ch74, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch74, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	19
Mean	60.89
Std Dev	2.1





# B1L100S, U17-ch74, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch75, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	86
Mean	32.28
Std Dev	4.042

**Gaus mean : 32.9420**

**Gaus Width: 4.4598**



# B1L100S, U17-ch75, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	38.36
Std Dev	3.348

**Gaus mean : 39.0297**

**Gaus Width: 4.0954**



# B1L100S, U17-ch75, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	44.45
Std Dev	3.224

**Gaus mean : 45.3122**

**Gaus Width: 4.2635**



# B1L100S, U17-ch75, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	77
Mean	51.77
Std Dev	3.703

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch75, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	39
Mean	57.36
Std Dev	3.008



# B1L100S, U17-ch75, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch75, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch75, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch76, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	27.21
Std Dev	3.829

**Gaus mean : 27.7927**

**Gaus Width: 3.8658**




# B1L100S, U17-ch76, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	32.89
Std Dev	5.587

**Gaus mean : 34.1445**  
**Gaus Width: 3.6878**



# B1L100S, U17-ch76, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	85
Mean	40.42
Std Dev	3.906

**Gaus mean : 40.7472**

**Gaus Width: 4.2693**




# B1L100S, U17-ch76, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	47.2
Std Dev	3.215




# B1L100S, U17-ch76, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	53.19
Std Dev	3.029




# B1L100S, U17-ch76, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	58.69
Std Dev	2.55




# B1L100S, U17-ch76, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	14
Mean	57.86
Std Dev	16.07






# B1L100S, U17-ch76, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch77, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	27.46
Std Dev	4.969

**Gaus mean : 27.9975**

**Gaus Width: 3.0858**



# B1L100S, U17-ch77, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	34.66
Std Dev	3.74

**Gaus mean : 35.1243**

**Gaus Width: 4.1825**



# B1L100S, U17-ch77, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	83
Mean	41.81
Std Dev	3.816

**Gaus mean : 42.5452**

**Gaus Width: 4.2240**




# B1L100S, U17-ch77, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	49.02
Std Dev	3.298




# B1L100S, U17-ch77, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	41
Mean	54.37
Std Dev	3.377




# B1L100S, U17-ch77, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	57.65
Std Dev	7.832



# B1L100S, U17-ch77, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


10

Mean

61.2

Std Dev

1.72





# B1L100S, U17-ch77, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch78, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	27.76
Std Dev	4.924

**Gaus mean : 28.6310**

**Gaus Width: 4.5994**



# B1L100S, U17-ch78, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	34.54
Std Dev	3.041

**Gaus mean : 35.6045**

**Gaus Width: 3.2692**



# B1L100S, U17-ch78, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	80
Mean	40.44
Std Dev	4.298

**Gaus mean : 40.8032**


**Gaus Width: 3.9811**



# B1L100S, U17-ch78, adc3


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch78, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch78, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch78, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	16
Mean	57.69
Std Dev	14.96





# B1L100S, U17-ch78, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch79, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	29.08
Std Dev	4.929

**Gaus mean : 30.2019**

**Gaus Width: 3.5933**



# B1L100S, U17-ch79, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	37
Std Dev	3.986

**Gaus mean : 37.7592**

**Gaus Width: 3.7743**



# B1L100S, U17-ch79, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	43.02
Std Dev	3.483

**Gaus mean : 43.3973**


**Gaus Width: 3.5557**



# B1L100S, U17-ch79, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	78
Mean	49.51
Std Dev	3.576

# B1L100S, U17-ch79, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	51
Mean	56.12
Std Dev	2.901




# B1L100S, U17-ch79, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	42
Mean	58.79
Std Dev	9.428



# B1L100S, U17-ch79, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch79, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch80, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	83
Mean	28.11
Std Dev	5.693

**Gaus mean : 29.4432**

**Gaus Width: 4.3037**



# B1L100S, U17-ch80, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	37
Mean	34.46
Std Dev	2.946

**Gaus mean : 33.7529**

**Gaus Width: 4.0165**



# B1L100S, U17-ch80, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	90
Mean	41.31
Std Dev	4.092

**Gaus mean : 41.6316**

**Gaus Width: 3.8333**




# B1L100S, U17-ch80, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	47.98
Std Dev	3.698




# B1L100S, U17-ch80, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	58
Mean	53.28
Std Dev	3.498



# B1L100S, U17-ch80, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch80, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch80, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch81, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	28.2
Std Dev	3.921

**Gaus mean : 28.7597**


**Gaus Width: 3.7836**



# B1L100S, U17-ch81, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch81, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	42.17
Std Dev	3.756

**Gaus mean : 42.9915**

**Gaus Width: 3.9686**




# B1L100S, U17-ch81, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	48.71
Std Dev	4.076




# B1L100S, U17-ch81, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	54.72
Std Dev	3.484



# B1L100S, U17-ch81, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

7

6

5

4

3

2

1

0

Entries	41
Mean	59.37
Std Dev	3.026

ampl

0

10

20

30

40

50

60


70

# B1L100S, U17-ch81, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	13
Mean	57.08
Std Dev	16.51





# B1L100S, U17-ch81, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch82, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	29.26
Std Dev	4.97

**Gaus mean : 30.0670**

**Gaus Width: 3.8798**



# B1L100S, U17-ch82, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	36.23
Std Dev	3.601

**Gaus mean : 37.2816**

**Gaus Width: 3.8906**



# B1L100S, U17-ch82, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	43.35
Std Dev	3.963

**Gaus mean : 43.7585**

**Gaus Width: 3.9654**




# B1L100S, U17-ch82, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	49.92
Std Dev	3.867



# B1L100S, U17-ch82, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

7  
6  
5  
4  
3  
2  
1  
0

Entries	56
Mean	54.91
Std Dev	3.45

ampl



# B1L100S, U17-ch82, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	50
Mean	59.52
Std Dev	2.722


ampl



# B1L100S, U17-ch82, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch82, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch83, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	29.65
Std Dev	3.044

**Gaus mean : 30.5388**

**Gaus Width: 2.8968**




# B1L100S, U17-ch83, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	88
Mean	36.75
Std Dev	3.73

**Gaus mean : 36.9567**  
**Gaus Width: 3.5439**

Entry



# B1L100S, U17-ch83, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	44.57
Std Dev	3.092

**Gaus mean : 44.8427**


**Gaus Width: 3.1787**



# B1L100S, U17-ch83, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	68
Mean	51.26
Std Dev	3.142




# B1L100S, U17-ch83, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	48
Mean	55.79
Std Dev	8.578



# B1L100S, U17-ch83, adc5


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

Entries	38
Mean	60.79
Std Dev	1.949

ampl



# B1L100S, U17-ch83, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch83, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch84, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	28.13
Std Dev	3.284

**Gaus mean : 29.2324**

**Gaus Width: 2.7442**



# B1L100S, U17-ch84, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	35.06
Std Dev	3.715

**Gaus mean : 35.7592**

**Gaus Width: 3.7440**



# B1L100S, U17-ch84, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	41.87
Std Dev	3.457

**Gaus mean : 42.6702**

**Gaus Width: 3.6318**




# B1L100S, U17-ch84, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	47.59
Std Dev	4.025




# B1L100S, U17-ch84, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	68
Mean	53.72
Std Dev	3.48



# B1L100S, U17-ch84, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch84, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	14
Mean	57.71
Std Dev	16.03





# B1L100S, U17-ch84, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch85, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	27.17
Std Dev	7.136

**Gaus mean : 29.2183**

**Gaus Width: 3.3975**



# B1L100S, U17-ch85, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	35.8
Std Dev	3.207

**Gaus mean : 36.3294**

**Gaus Width: 3.5802**



# B1L100S, U17-ch85, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	42.31
Std Dev	3.8

**Gaus mean : 42.8050**

**Gaus Width: 4.2654**




# B1L100S, U17-ch85, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	48.56
Std Dev	3.825




# B1L100S, U17-ch85, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	50
Mean	54.68
Std Dev	3.108



# B1L100S, U17-ch85, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch85, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	7
Mean	62
Std Dev	1.069



# B1L100S, U17-ch85, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	19.67
Std Dev	27.81

# B1L100S, U17-ch86, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	76
Mean	26.93
Std Dev	5.644

**Gaus mean : 28.6574**

**Gaus Width: 4.3660**

Entry



# B1L100S, U17-ch86, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	35.16
Std Dev	5.302

**Gaus mean : 35.8959**

**Gaus Width: 3.4849**



# B1L100S, U17-ch86, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	41.76
Std Dev	3.344

**Gaus mean : 41.8035**

**Gaus Width: 4.1548**




# B1L100S, U17-ch86, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	48.17
Std Dev	3.127




# B1L100S, U17-ch86, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	54.19
Std Dev	3.565




# B1L100S, U17-ch86, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	59.31
Std Dev	2.686



# B1L100S, U17-ch86, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch86, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	63
Std Dev	0

# B1L100S, U17-ch87, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	28.66
Std Dev	3.564

**Gaus mean : 29.0758**

**Gaus Width: 4.5139**



# B1L100S, U17-ch87, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	35.96
Std Dev	4.181

**Gaus mean : 36.2392**

**Gaus Width: 4.5983**



# B1L100S, U17-ch87, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	42.67
Std Dev	4.123

**Gaus mean : 43.2496**


**Gaus Width: 5.3576**



# B1L100S, U17-ch87, adc3


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch87, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2



# B1L100S, U17-ch87, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	48
Mean	59.73
Std Dev	2.361

# B1L100S, U17-ch87, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch87, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch88, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	86
Mean	27.87
Std Dev	4.089

**Gaus mean : 27.2775**

**Gaus Width: 4.9351**



# B1L100S, U17-ch88, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	34.45
Std Dev	3.297

**Gaus mean : 35.2672**

**Gaus Width: 3.4017**



# B1L100S, U17-ch88, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	41.33
Std Dev	3

**Gaus mean : 41.7737**

**Gaus Width: 3.5722**




# B1L100S, U17-ch88, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	47.48
Std Dev	3.683




# B1L100S, U17-ch88, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	53.2
Std Dev	3.468




# B1L100S, U17-ch88, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	50
Mean	57.74
Std Dev	8.692



# B1L100S, U17-ch88, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	20
Mean	60.75
Std Dev	1.699



# B1L100S, U17-ch88, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch89, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	84
Mean	27.96
Std Dev	5.504

**Gaus mean : 29.3718**

**Gaus Width: 3.4047**



# B1L100S, U17-ch89, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	36.95
Std Dev	3.963

**Gaus mean : 37.2702**

**Gaus Width: 3.7720**



# B1L100S, U17-ch89, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	43.34
Std Dev	3.764

**Gaus mean : 43.9702**

**Gaus Width: 3.6797**




# B1L100S, U17-ch89, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	76
Mean	50.93
Std Dev	3.577



# B1L100S, U17-ch89, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch89, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	58
Mean	58.98
Std Dev	8.201



# B1L100S, U17-ch89, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch89, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch90, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	28.24
Std Dev	7.086

**Gaus mean : 29.6321**

**Gaus Width: 5.2845**



# B1L100S, U17-ch90, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	35.24
Std Dev	3.827

**Gaus mean : 35.7742**

**Gaus Width: 3.7277**



# B1L100S, U17-ch90, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	42.17
Std Dev	2.686

**Gaus mean : 42.8470**

**Gaus Width: 2.9737**




# B1L100S, U17-ch90, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	48.52
Std Dev	3.275




# B1L100S, U17-ch90, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	68
Mean	55.06
Std Dev	3.698



# B1L100S, U17-ch90, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch90, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	11
Mean	56.91
Std Dev	18.01





# B1L100S, U17-ch90, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	62
Std Dev	0

# B1L100S, U17-ch91, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	28.8
Std Dev	7.037

**Gaus mean : 30.4126**

**Gaus Width: 3.6706**



# B1L100S, U17-ch91, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	37.18
Std Dev	3.89

**Gaus mean : 37.7736**

**Gaus Width: 3.4812**



# B1L100S, U17-ch91, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	44.1
Std Dev	3.643

**Gaus mean : 44.7710**

**Gaus Width: 4.0610**




# B1L100S, U17-ch91, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	46
Mean	50.2
Std Dev	3.069




# B1L100S, U17-ch91, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	69
Mean	54.52
Std Dev	7.436



# B1L100S, U17-ch91, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch91, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch91, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch92, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	29.54
Std Dev	3.81

**Gaus mean : 30.4983**

**Gaus Width: 4.3712**



# B1L100S, U17-ch92, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	35.75
Std Dev	3.558

**Gaus mean : 36.7690**

**Gaus Width: 3.8891**




# B1L100S, U17-ch92, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	51
Mean	41.55
Std Dev	3.22



# B1L100S, U17-ch92, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	81
Mean	48.23
Std Dev	3.907




# B1L100S, U17-ch92, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	55.15
Std Dev	3.434



# B1L100S, U17-ch92, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

6

5

4

3

2

1

0

Entries

36

Mean

59.89

Std Dev

2.283

ampl

0

10

20

30

40

50


60

70

# B1L100S, U17-ch92, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	13
Mean	56.77
Std Dev	16.47



# B1L100S, U17-ch92, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch93, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	75
Mean	29.23
Std Dev	6.15

**Gaus mean : 30.2426**

**Gaus Width: 3.7796**



# B1L100S, U17-ch93, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	37.15
Std Dev	3.242

**Gaus mean : 37.8471**

**Gaus Width: 3.2919**



# B1L100S, U17-ch93, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	43.83
Std Dev	3.158

**Gaus mean : 44.7666**


**Gaus Width: 4.8933**



# B1L100S, U17-ch93, adc3


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	65
Mean	48.62
Std Dev	3.4



# B1L100S, U17-ch93, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch93, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	58.23
Std Dev	8.285



# B1L100S, U17-ch93, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	10
Mean	61.6
Std Dev	1.428

ampl

0 10 20 30 40 50 60 70





# B1L100S, U17-ch93, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch94, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	74
Mean	26.96
Std Dev	4.952

**Gaus mean : 27.4036**


**Gaus Width: 3.9484**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch94, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	33.81
Std Dev	3.964

**Gaus mean : 34.8491**

**Gaus Width: 4.5651**



# B1L100S, U17-ch94, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	40.31
Std Dev	3.474

**Gaus mean : 40.8618**

**Gaus Width: 3.7605**




# B1L100S, U17-ch94, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	46.87
Std Dev	3.123




# B1L100S, U17-ch94, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	53.41
Std Dev	3.141




# B1L100S, U17-ch94, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	57.59
Std Dev	8.462




# B1L100S, U17-ch94, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	17
Mean	61.24
Std Dev	1.767





# B1L100S, U17-ch94, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch95, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	27.59
Std Dev	4.575

**Gaus mean : 28.3462**

**Gaus Width: 3.5170**



# B1L100S, U17-ch95, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	34.95
Std Dev	3.174

**Gaus mean : 35.4774**

**Gaus Width: 3.3076**



# B1L100S, U17-ch95, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	41.93
Std Dev	3.423

**Gaus mean : 41.9033**

**Gaus Width: 4.0749**




# B1L100S, U17-ch95, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	48.4
Std Dev	3.955




# B1L100S, U17-ch95, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	49
Mean	53.98
Std Dev	8.453



# B1L100S, U17-ch95, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	53
Mean	59.6
Std Dev	2.309

# B1L100S, U17-ch95, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries

8

Mean

61

Std Dev

2



# B1L100S, U17-ch95, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch96, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	88
Mean	29.09
Std Dev	3.834

**Gaus mean : 29.1497**

**Gaus Width: 4.1371**



# B1L100S, U17-ch96, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	35.88
Std Dev	5.653

**Gaus mean : 37.1877**

**Gaus Width: 2.6338**



# B1L100S, U17-ch96, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	43.11
Std Dev	3.387

**Gaus mean : 43.2868**

**Gaus Width: 3.1647**




# B1L100S, U17-ch96, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

Entries	55
Mean	47.75
Std Dev	3.271



# B1L100S, U17-ch96, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch96, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	57.87
Std Dev	8.425



# B1L100S, U17-ch96, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40


50

60

70

ampl

Entries	9
Mean	61.22
Std Dev	2.347





# B1L100S, U17-ch96, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch97, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	27.7
Std Dev	3.278

**Gaus mean : 28.2095**

**Gaus Width: 3.3192**



# B1L100S, U17-ch97, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	35.25
Std Dev	3.958

**Gaus mean : 35.3181**

**Gaus Width: 3.6400**



# B1L100S, U17-ch97, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	42
Mean	41.29
Std Dev	3.807

**Gaus mean : 42.7928**

**Gaus Width: 3.4941**




# B1L100S, U17-ch97, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	85
Mean	47.46
Std Dev	3.762

Entry



# B1L100S, U17-ch97, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2




# B1L100S, U17-ch97, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	46
Mean	58.46
Std Dev	9.071




# B1L100S, U17-ch97, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	14
Mean	61
Std Dev	2.171





# B1L100S, U17-ch97, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch98, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	71
Mean	27.15
Std Dev	3.995

**Gaus mean : 27.5252**


**Gaus Width: 4.3210**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch98, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	33.64
Std Dev	3.752

**Gaus mean : 34.9115**

**Gaus Width: 3.9818**



# B1L100S, U17-ch98, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	41.27
Std Dev	3.558

**Gaus mean : 41.8540**

**Gaus Width: 3.4260**




# B1L100S, U17-ch98, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	47.63
Std Dev	3.228




# B1L100S, U17-ch98, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	55
Mean	52.38
Std Dev	3.514



# B1L100S, U17-ch98, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch98, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	61.47
Std Dev	2.093






# B1L100S, U17-ch98, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch99, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	29
Std Dev	3.72

**Gaus mean : 30.4464**

**Gaus Width: 4.9229**



# B1L100S, U17-ch99, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	35.59
Std Dev	3.902

**Gaus mean : 36.0489**

**Gaus Width: 4.7393**



# B1L100S, U17-ch99, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	43.3
Std Dev	3.637

**Gaus mean : 43.5391**

**Gaus Width: 3.3865**




# B1L100S, U17-ch99, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	50.08
Std Dev	3.544




# B1L100S, U17-ch99, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	54.28
Std Dev	3.924




# B1L100S, U17-ch99, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	50
Mean	58.2
Std Dev	8.752



# B1L100S, U17-ch99, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch99, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch100, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	71
Mean	28.68
Std Dev	3.496

**Gaus mean : 29.4348**


**Gaus Width: 3.9516**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch100, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	72
Mean	35.96
Std Dev	3.502

**Gaus mean : 36.4641**


**Gaus Width: 3.6561**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch100, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	42.7
Std Dev	3.334




# B1L100S, U17-ch100, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	49.3
Std Dev	3.91




# B1L100S, U17-ch100, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	55
Std Dev	3.239




# B1L100S, U17-ch100, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	59
Std Dev	3.088




# B1L100S, U17-ch100, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	13
Mean	57.31
Std Dev	16.58





# B1L100S, U17-ch100, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch101, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	69
Mean	27.43
Std Dev	4.713

**Gaus mean : 28.2804**

**Gaus Width: 3.4758**



# B1L100S, U17-ch101, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	34.09
Std Dev	3.39

**Gaus mean : 34.4861**

**Gaus Width: 3.5375**



# B1L100S, U17-ch101, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	40.39
Std Dev	3.711

**Gaus mean : 41.1843**

**Gaus Width: 3.4745**




# B1L100S, U17-ch101, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	76
Mean	47.22
Std Dev	3.44

Entry




# B1L100S, U17-ch101, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	66
Mean	55.09
Std Dev	3.325



# B1L100S, U17-ch101, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch101, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	57.67
Std Dev	15.46





# B1L100S, U17-ch101, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch102, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	26.7
Std Dev	5.783

**Gaus mean : 27.6392**

**Gaus Width: 3.4699**



# B1L100S, U17-ch102, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	33.88
Std Dev	3.363

**Gaus mean : 33.7842**

**Gaus Width: 3.4458**



# B1L100S, U17-ch102, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	40.53
Std Dev	3.154

**Gaus mean : 40.8870**

**Gaus Width: 3.7058**



# B1L100S, U17-ch102, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	76
Mean	47.95
Std Dev	3.62

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L100S, U17-ch102, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	53.81
Std Dev	3.552




# B1L100S, U17-ch102, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	53
Mean	59.06
Std Dev	2.771



# B1L100S, U17-ch102, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch102, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch103, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	27.95
Std Dev	6.078

**Gaus mean : 29.7958**

**Gaus Width: 3.8456**



# B1L100S, U17-ch103, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	68
Mean	34.94
Std Dev	3.788

**Gaus mean : 35.6024**

**Gaus Width: 3.7231**



# B1L100S, U17-ch103, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	41.71
Std Dev	3.189

**Gaus mean : 42.3140**

**Gaus Width: 3.5020**




# B1L100S, U17-ch103, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	48.47
Std Dev	3.8




# B1L100S, U17-ch103, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	54.25
Std Dev	3.251




# B1L100S, U17-ch103, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	50
Mean	58.48
Std Dev	8.755



# B1L100S, U17-ch103, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch103, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch104, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	30.21
Std Dev	6.521

**Gaus mean : 32.0120**


**Gaus Width: 4.3986**



# B1L100S, U17-ch104, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	62
Mean	37.58
Std Dev	3.27

# B1L100S, U17-ch104, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	48
Mean	42.85
Std Dev	3.884

**Gaus mean : 43.3161**

**Gaus Width: 4.0845**




# B1L100S, U17-ch104, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	48.06
Std Dev	3.787




# B1L100S, U17-ch104, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	55
Std Dev	3.856




# B1L100S, U17-ch104, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	43
Mean	57.77
Std Dev	9.238




# B1L100S, U17-ch104, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	11
Mean	62
Std Dev	1.477





# B1L100S, U17-ch104, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch105, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	29.37
Std Dev	5.108

**Gaus mean : 29.8323**

**Gaus Width: 3.8119**



# B1L100S, U17-ch105, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	36.89
Std Dev	3.658

**Gaus mean : 37.2980**

**Gaus Width: 3.7115**



# B1L100S, U17-ch105, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	64
Mean	42.91
Std Dev	3.77

**Gaus mean : 43.5700**


**Gaus Width: 5.6623**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L100S, U17-ch105, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	49.62
Std Dev	4.016




# B1L100S, U17-ch105, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	45
Mean	55.96
Std Dev	3.293




# B1L100S, U17-ch105, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	58.52
Std Dev	8.721



# B1L100S, U17-ch105, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch105, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch106, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	27.38
Std Dev	5.824

**Gaus mean : 29.0955**


**Gaus Width: 3.9375**



# B1L100S, U17-ch106, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch106, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	41.71
Std Dev	3.478

**Gaus mean : 42.0928**

**Gaus Width: 3.5862**




# B1L100S, U17-ch106, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	73
Mean	48.96
Std Dev	3.271




# B1L100S, U17-ch106, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	37
Mean	54.97
Std Dev	3.106



# B1L100S, U17-ch106, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	60
Mean	58.88
Std Dev	2.715

# B1L100S, U17-ch106, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch106, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch107, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	28.35
Std Dev	4.831

**Gaus mean : 29.3376**

**Gaus Width: 4.0763**



# B1L100S, U17-ch107, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	35.38
Std Dev	3.671

**Gaus mean : 36.5000**

**Gaus Width: 4.1165**



# B1L100S, U17-ch107, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	77
Mean	42.1
Std Dev	3.785

**Gaus mean : 42.8664**

**Gaus Width: 4.0245**




# B1L100S, U17-ch107, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	49.16
Std Dev	3.014




# B1L100S, U17-ch107, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	54.56
Std Dev	3.624




# B1L100S, U17-ch107, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	58.26
Std Dev	8.03



# B1L100S, U17-ch107, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch107, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch108, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	30.72
Std Dev	3.501

**Gaus mean : 31.0568**

**Gaus Width: 4.1027**



# B1L100S, U17-ch108, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	37.47
Std Dev	3.618

**Gaus mean : 37.6408**

**Gaus Width: 4.3153**



# B1L100S, U17-ch108, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	43.93
Std Dev	3.463

**Gaus mean : 44.9533**

**Gaus Width: 3.7703**




# B1L100S, U17-ch108, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	77
Mean	50.01
Std Dev	3.976



# B1L100S, U17-ch108, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch108, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	37
Mean	58.49
Std Dev	10.04



# B1L100S, U17-ch108, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry






# B1L100S, U17-ch108, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch109, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	28.73
Std Dev	4.929

**Gaus mean : 28.8191**

**Gaus Width: 4.0333**



# B1L100S, U17-ch109, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	35.37
Std Dev	3.373

**Gaus mean : 34.6796**

**Gaus Width: 4.6721**



# B1L100S, U17-ch109, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	63
Mean	41.37
Std Dev	2.988

**Gaus mean : 41.6001**

**Gaus Width: 3.9358**


Entry



# B1L100S, U17-ch109, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	84
Mean	48.93
Std Dev	3.68



# B1L100S, U17-ch109, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	46
Mean	55.7
Std Dev	2.702

Entry

10

8

6

4

2

0

0

10

20

30


40

50

ampl

60

70




# B1L100S, U17-ch109, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	52
Mean	58.38
Std Dev	8.629



# B1L100S, U17-ch109, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	7
Mean	61.71
Std Dev	1.666



# B1L100S, U17-ch109, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch110, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	73
Mean	30.16
Std Dev	3.331

**Gaus mean : 31.0031**


**Gaus Width: 2.9315**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch110, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	37.25
Std Dev	3.279

**Gaus mean : 37.8240**

**Gaus Width: 2.9749**



# B1L100S, U17-ch110, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	43.61
Std Dev	3.745

**Gaus mean : 44.0018**

**Gaus Width: 4.2471**




# B1L100S, U17-ch110, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	62
Mean	49.65
Std Dev	3.853



# B1L100S, U17-ch110, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	58
Mean	55.71
Std Dev	3.248

# B1L100S, U17-ch110, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	40
Mean	59.73
Std Dev	2.439




# B1L100S, U17-ch110, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	9
Mean	55.44
Std Dev	19.62





# B1L100S, U17-ch110, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch111, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	83
Mean	26.93
Std Dev	6.272

**Gaus mean : 28.0005**

**Gaus Width: 3.9635**



# B1L100S, U17-ch111, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	58
Mean	35.67
Std Dev	3.059

**Gaus mean : 36.0143**

**Gaus Width: 2.8706**



# B1L100S, U17-ch111, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	41.88
Std Dev	3.808

**Gaus mean : 41.8325**

**Gaus Width: 4.0382**




# B1L100S, U17-ch111, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	48.4
Std Dev	3.71



# B1L100S, U17-ch111, adc4


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

7  
6  
5  
4  
3  
2  
1  
0

Entries	58
Mean	54.14
Std Dev	3.799

ampl




# B1L100S, U17-ch111, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	58.4
Std Dev	8.468




# B1L100S, U17-ch111, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	9
Mean	61.67
Std Dev	1.944





# B1L100S, U17-ch111, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch112, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	28.15
Std Dev	3.689

**Gaus mean : 28.5331**

**Gaus Width: 3.8334**



# B1L100S, U17-ch112, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	86
Mean	35.47
Std Dev	4.173

**Gaus mean : 35.9346**

**Gaus Width: 4.2210**



# B1L100S, U17-ch112, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	42.58
Std Dev	3.569

**Gaus mean : 43.5350**

**Gaus Width: 3.5969**




# B1L100S, U17-ch112, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	50
Mean	48.62
Std Dev	3.149



# B1L100S, U17-ch112, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	74
Mean	55.01
Std Dev	3.431

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L100S, U17-ch112, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch112, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	61
Std Dev	1.732

ampl

0 10 20 30 40 50 60 70





# B1L100S, U17-ch112, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

Entries	3
Mean	48
Std Dev	19.82

ampl

0 10 20 30 40 50 60 70

# B1L100S, U17-ch113, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	29.03
Std Dev	5.032

**Gaus mean : 30.0085**

**Gaus Width: 3.8989**




# B1L100S, U17-ch113, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	91
Mean	36.92
Std Dev	3.992

**Gaus mean : 38.1863**  
**Gaus Width: 4.9010**



# B1L100S, U17-ch113, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	45
Mean	44.42
Std Dev	3.474

**Gaus mean : 45.7800**

**Gaus Width: 4.4702**




# B1L100S, U17-ch113, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	81
Mean	50.04
Std Dev	3.908


Entry



# B1L100S, U17-ch113, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch113, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	38
Mean	59.89
Std Dev	2.863



# B1L100S, U17-ch113, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch113, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch114, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	80
Mean	28.39
Std Dev	5.212

**Gaus mean : 29.1418**


**Gaus Width: 4.6868**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch114, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	34.73
Std Dev	3.06

**Gaus mean : 35.0331**

**Gaus Width: 3.4161**



# B1L100S, U17-ch114, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	70
Mean	42
Std Dev	3.613

Entry

**Gaus mean : 42.3616**

**Gaus Width: 2.8983**



# B1L100S, U17-ch114, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	65
Mean	48.43
Std Dev	3.446

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L100S, U17-ch114, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch114, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	57.9
Std Dev	8.127



# B1L100S, U17-ch114, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	61.67
Std Dev	1.374

0 10 20 30 40 50 60 70

ampl





# B1L100S, U17-ch114, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch115, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	26.62
Std Dev	5.92

**Gaus mean : 28.4898**

**Gaus Width: 3.4996**



# B1L100S, U17-ch115, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	78
Mean	34.72
Std Dev	3.889

**Gaus mean : 35.5499**

**Gaus Width: 4.5940**



# B1L100S, U17-ch115, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	41.27
Std Dev	3.514

**Gaus mean : 42.1043**

**Gaus Width: 3.9817**




# B1L100S, U17-ch115, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	48.54
Std Dev	3.576




# B1L100S, U17-ch115, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	61
Mean	53.64
Std Dev	3.544




# B1L100S, U17-ch115, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	58.46
Std Dev	7.958



# B1L100S, U17-ch115, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch115, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch116, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	82
Mean	26.88
Std Dev	5.713

**Gaus mean : 28.1866**


**Gaus Width: 3.7765**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch116, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	74
Mean	36.05
Std Dev	3.657

**Gaus mean : 36.1271**

**Gaus Width: 4.1570**



# B1L100S, U17-ch116, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	52
Mean	42.25
Std Dev	3.679

**Gaus mean : 42.7832**


**Gaus Width: 3.8476**



# B1L100S, U17-ch116, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	74
Mean	47.91
Std Dev	3.629




# B1L100S, U17-ch116, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	55.34
Std Dev	3.522




# B1L100S, U17-ch116, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	36
Mean	58.19
Std Dev	10.2



# B1L100S, U17-ch116, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

3

2.5

2

1.5

1

0.5

0

Entries

12


Mean

61.33

Std Dev

1.312

ampl





# B1L100S, U17-ch116, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch117, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	29.11
Std Dev	5.017

**Gaus mean : 29.8066**

**Gaus Width: 3.9622**



# B1L100S, U17-ch117, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	36.33
Std Dev	3.661

**Gaus mean : 36.7138**

**Gaus Width: 3.8737**



# B1L100S, U17-ch117, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	43.63
Std Dev	3.826

**Gaus mean : 44.4683**

**Gaus Width: 4.1518**




# B1L100S, U17-ch117, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	63
Mean	48.87
Std Dev	3.378



# B1L100S, U17-ch117, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	54
Mean	55.31
Std Dev	2.847

# B1L100S, U17-ch117, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	54
Mean	58.76
Std Dev	8.5



# B1L100S, U17-ch117, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch117, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch118, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	28.51
Std Dev	5.656

**Gaus mean : 30.1001**

**Gaus Width: 4.1827**



# B1L100S, U17-ch118, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	35.78
Std Dev	3.5

**Gaus mean : 36.2723**

**Gaus Width: 3.9175**




# B1L100S, U17-ch118, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	42.14
Std Dev	3.525




# B1L100S, U17-ch118, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	72
Mean	49.19
Std Dev	3.781




# B1L100S, U17-ch118, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	40
Mean	54.73
Std Dev	3.106



# B1L100S, U17-ch118, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch118, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch118, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L100S, U17-ch119, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	79
Mean	26.57
Std Dev	5.946

**Gaus mean : 28.5004**


**Gaus Width: 4.2932**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch119, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	35.22
Std Dev	3.601

**Gaus mean : 34.7741**

**Gaus Width: 4.6937**



# B1L100S, U17-ch119, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	40.22
Std Dev	3.462

**Gaus mean : 40.4279**

**Gaus Width: 3.3485**




# B1L100S, U17-ch119, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	48
Std Dev	3.659




# B1L100S, U17-ch119, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	47
Mean	54.26
Std Dev	3.516



# B1L100S, U17-ch119, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch119, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.8
Std Dev	1.47

0 10 20 30 40 50 60 70

ampl





# B1L100S, U17-ch119, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L100S, U17-ch120, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	82
Mean	26.2
Std Dev	7.084

**Gaus mean : 27.8411**

**Gaus Width: 3.8013**



# B1L100S, U17-ch120, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	83
Mean	35.67
Std Dev	4.189

**Gaus mean : 36.2208**

**Gaus Width: 3.9030**



# B1L100S, U17-ch120, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	42
Std Dev	3.342

**Gaus mean : 43.0641**

**Gaus Width: 3.1886**




# B1L100S, U17-ch120, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	48.32
Std Dev	3.766




# B1L100S, U17-ch120, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	58
Mean	54.09
Std Dev	3.784



# B1L100S, U17-ch120, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entry



# B1L100S, U17-ch120, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch120, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

1

0.8

0.6

0.4

0.2

0

0

10

20

30

40

50

60

70

ampl

Entries

0

Mean

0

Std Dev

0

# B1L100S, U17-ch121, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	29.29
Std Dev	5.418

**Gaus mean : 30.3152**

**Gaus Width: 4.1881**



# B1L100S, U17-ch121, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	79
Mean	37.15
Std Dev	4.016

**Gaus mean : 37.4833**

**Gaus Width: 4.4725**



# B1L100S, U17-ch121, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	43.6
Std Dev	3.722

**Gaus mean : 44.2365**

**Gaus Width: 4.3024**




# B1L100S, U17-ch121, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	49.91
Std Dev	3.307




# B1L100S, U17-ch121, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	55.25
Std Dev	3.106




# B1L100S, U17-ch121, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	47
Mean	58.7
Std Dev	8.908



# B1L100S, U17-ch121, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch121, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch122, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	25.9
Std Dev	6.541

**Gaus mean : 27.4274**

**Gaus Width: 3.3609**



# B1L100S, U17-ch122, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	88
Mean	34.93
Std Dev	4.011

**Gaus mean : 35.5274**

**Gaus Width: 3.8828**



# B1L100S, U17-ch122, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	59
Mean	41.73
Std Dev	3.303

**Gaus mean : 42.3952**

**Gaus Width: 3.6240**




# B1L100S, U17-ch122, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	63
Mean	48.71
Std Dev	3.253




# B1L100S, U17-ch122, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	54.64
Std Dev	3.819




# B1L100S, U17-ch122, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	40
Mean	57.62
Std Dev	9.604




# B1L100S, U17-ch122, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	14
Mean	61.79
Std Dev	1.264






# B1L100S, U17-ch122, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch123, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	28.27
Std Dev	2.963

**Gaus mean : 28.9292**

**Gaus Width: 3.1255**



# B1L100S, U17-ch123, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	66
Mean	35.26
Std Dev	3.43

**Gaus mean : 36.1782**

**Gaus Width: 3.4485**



# B1L100S, U17-ch123, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	87
Mean	42.23
Std Dev	4.38

**Gaus mean : 43.2540**

**Gaus Width: 4.3344**




# B1L100S, U17-ch123, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	49.79
Std Dev	4.069




# B1L100S, U17-ch123, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	65
Mean	55.97
Std Dev	3.667




# B1L100S, U17-ch123, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	39
Mean	58.64
Std Dev	9.749



# B1L100S, U17-ch123, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	3
Mean	62.33
Std Dev	0.9428



# B1L100S, U17-ch123, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch124, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	64
Mean	27.42
Std Dev	3.699

**Gaus mean : 27.5414**

**Gaus Width: 3.9735**



# B1L100S, U17-ch124, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	76
Mean	34
Std Dev	3.822

**Gaus mean : 35.1487**

**Gaus Width: 3.6599**



# B1L100S, U17-ch124, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	40.51
Std Dev	3.731

**Gaus mean : 41.2787**

**Gaus Width: 2.4384**




# B1L100S, U17-ch124, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	53
Mean	46.08
Std Dev	3.137




# B1L100S, U17-ch124, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	71
Mean	52.93
Std Dev	3.799




# B1L100S, U17-ch124, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	57.54
Std Dev	3.201




# B1L100S, U17-ch124, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	15
Mean	57.53
Std Dev	15.43






# B1L100S, U17-ch124, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch125, adc0

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	72
Mean	28.14
Std Dev	4.738

**Gaus mean : 29.2594**


**Gaus Width: 3.7367**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L100S, U17-ch125, adc1

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	74
Mean	35.97
Std Dev	3.514

**Gaus mean : 37.0439**


**Gaus Width: 3.3521**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L100S, U17-ch125, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	72
Mean	43.31
Std Dev	3.196

**Gaus mean : 44.0738**


**Gaus Width: 4.1194**

# B1L100S, U17-ch125, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	49.95
Std Dev	3.353



# B1L100S, U17-ch125, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2


Entries	75
Mean	56.23
Std Dev	3.501

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L100S, U17-ch125, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	29
Mean	58.48
Std Dev	11.24



# B1L100S, U17-ch125, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch125, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch126, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	81
Mean	27.88
Std Dev	4.02

**Gaus mean : 28.4027**

**Gaus Width: 3.9124**



# B1L100S, U17-ch126, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	55
Mean	35.25
Std Dev	3.659

**Gaus mean : 35.9347**

**Gaus Width: 3.6937**



# B1L100S, U17-ch126, adc2


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	60
Mean	40.37
Std Dev	3.924

**Gaus mean : 41.2250**

**Gaus Width: 3.8958**




# B1L100S, U17-ch126, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	70
Mean	47.06
Std Dev	4.381




# B1L100S, U17-ch126, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	64
Mean	53.48
Std Dev	3.857



# B1L100S, U17-ch126, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




# B1L100S, U17-ch126, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	10
Mean	55.9
Std Dev	18.66






# B1L100S, U17-ch126, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



# B1L100S, U17-ch127, adc0


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	57
Mean	28.47
Std Dev	6.35

**Gaus mean : 29.1022**

**Gaus Width: 3.5304**



# B1L100S, U17-ch127, adc1


calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	62
Mean	35.61
Std Dev	3.866

**Gaus mean : 36.4946**

**Gaus Width: 3.6836**



# B1L100S, U17-ch127, adc2

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entries	82
Mean	42.48
Std Dev	3.988

**Gaus mean : 43.0151**


**Gaus Width: 4.4414**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B1L100S, U17-ch127, adc3

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	67
Mean	50.13
Std Dev	3.82




# B1L100S, U17-ch127, adc4

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry

Entries	56
Mean	55.91
Std Dev	3.429




# B1L100S, U17-ch127, adc5

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry


Entries	44
Mean	59.05
Std Dev	9.254



# B1L100S, U17-ch127, adc6

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry





# B1L100S, U17-ch127, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L100S, U17-ch127, adc7

calib\_packv5\_042523\_0143.root, FC#4, port A2

Entry



Entries	0
Mean	0
Std Dev	0