








B0L101S, U11-ch4 calib_packv5_042523_0143.root, FC#1, port C1 Mean Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000


















B0L101S, U11-ch10 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2











B0L101S, U11-ch14 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U11-ch15 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U11-ch16 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







B0L101S, U11-ch19 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











B0L101S, U11-ch24 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





B0L101S, U11-ch27 42523_0143.root, FC#1, port C1





B0L101S, U11-ch29 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50

60


70


ampl

10


20


B0L101S, U11-ch30 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U11-ch32 calib_packv5_042523_0143.root, FC#1, port C1






B0L101S, U11-ch34 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U11-ch35 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B0L101S, U11-ch36 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2



B0L101S, U11-ch37 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




B0L101S, U11-ch39 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


B0L101S, U11-ch40 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl





B0L101S, U11-ch43 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl



B0L101S, U11-ch45 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U11-ch46 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30

40

50

60


70

ampl

B0L101S, U11-ch47 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U11-ch48 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U11-ch49 042523_0143.root, FC#1, port C1



B0L101S, U11-ch50 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60

70

ampl








B0L101S, U11-ch54 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U11-ch55 calib_packv5_042523_0143.root, FC#1, port C1


1


0


0











B0L101S, U11-ch60 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50


60

70

ampl









B0L101S, U11-ch64 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5 10 20 30 40 50 60 70 ampl


B0L101S, U11-ch65 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl







B0L101S, U11-ch68 42523_0143.root, FC#1, port C1






B0L101S, U11-ch70 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B0L101S, U11-ch73 calib_packv5_042523_0143.root, FC#1, port C1



B0L101S, U11-ch74 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50


60

70


ampl









B0L101S, U11-ch78 calib_packv5_042523_0143.root, FC#1, port C1






B0L101S, U11-ch80 42523_0143.root, FC#1, port C1









B0L101S, U11-ch83 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4

2


0


0






B0L101S, U11-ch84 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5 10 20 30 40 50 60 70 ampl








B0L101S, U11-ch87 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl














B0L101S, U11-ch94 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5

10

20

30


40


50

60


70

ampl





B0L101S, U11-ch97 calib_packv5_042523_0143.root, FC#1, port C1



4

0

0

