

B1L001S, U1-ch0, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


















B1L001S, U1-ch1, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















B1L001S, U1-ch1, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















B1L001S, U1-ch3, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
















B1L001S, U1-ch3, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































B1L001S, U1-ch6, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















B1L001S, U1-ch7, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















B1L001S, U1-ch8, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B1L001S, U1-ch9, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl




































































































































































































































































































































































































































B1L001S, U1-ch33, adc0 5_042523_0143.root, FC#2, port C2












































































































































B1L001S, U1-ch40, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2


















B1L001S, U1-ch41, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl





















































































B1L001S, U1-ch46, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















































































































































































































































































































































































































































B1L001S, U1-ch71, adc7 calib_packv5_042523_0143.root, FC#2, port C2 **Entries** Mean Std Dev


1

0

0

Entry






































































































B1L001S, U1-ch77, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50

60

70

ampl

10






















































































B1L001S, U1-ch82, adc7 calib_packv5_042523_0143.root, FC#2, port C2







































B1L001S, U1-ch85, adc0 5_042523_0143.root, FC#2, port C2


































B1L001S, U1-ch86, adc7 5_042523_0143.root, FC#2, port C2


































B1L001S, U1-ch88, adc7 calib_packv5_042523_0143.root, FC#2, port C2

