





B0L101S, U5-ch7 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on : 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5 10 20 30 40 50 60 70


ampl


















B0L101S, U5-ch14 2523_0143.root, FC#1, port C1






























B0L101S, U5-ch24 2523_0143.root, FC#1, port C1





B0L101S, U5-ch25 2523_0143.root, FC#1, port C1















B0L101S, U5-ch30 2523_0143.root, FC#1, port C1










B0L101S, U5-ch34 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 Mean Std Dev 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5


4


0

0





B0L101S, U5-ch35 2523_0143.root, FC#1, port C1







B0L101S, U5-ch37 2523_0143.root, FC#1, port C1








B0L101S, U5-ch39 2523_0143.root, FC#1, port C1














B0L101S, U5-ch45 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70

ampl


10


20








B0L101S, U5-ch48 2523_0143.root, FC#1, port C1

















































B0L101S, U5-ch65 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2


0

0













B0L101S, U5-ch69 2523_0143.root, FC#1, port C1




B0L101S, U5-ch70 2523_0143.root, FC#1, port C1











B0L101S, U5-ch74 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2

2

0

0





B0L101S, U5-ch75 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl





















B0L101S, U5-ch83 2523_0143.root, FC#1, port C1





B0L101S, U5-ch84 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2





























B0L101S, U5-ch95 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

10

20

30


40

50


60


70


ampl





B0L101S, U5-ch97 2523_0143.root, FC#1, port C1
























B0L101S, U5-ch105 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

























B0L101S, U5-ch113 42523_0143.root, FC#1, port C1


























B0L101S, U5-ch123 calib_packv5_042523_0143.root, FC#1, port C1

