


B0L100S, U19-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entries	63
Mean	31.73
Std Dev	4.529

Turn on : 18.8860
Width : 2.117
Height : 2.000



B0L100S, U19-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch8

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	338
Mean	46.14
Std Dev	10.25

Turn on : 28.2807

Width : 2.570


Height : 9.801



B0L100S, U19-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	14
Mean	30.29
Std Dev	0.7954

Turn on : 19.0678
Width : 1.891
Height : 2.000



B0L100S, U19-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	39
Mean	31.95
Std Dev	2.136

Turn on : 25.9411

Width : 1.893


Height : 2.000



B0L100S, U19-ch17

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch18

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	22.25
Std Dev	12.85

0 10 20 30 40 50 60 70

ampl



B0L100S, U19-ch19

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	12
Mean	30.5
Std Dev	0.5

Turn on : 20.2728

Width : 1.818

Height : 2.000



B0L100S, U19-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch21

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	15
Mean	29.8
Std Dev	1.939

Turn on : 19.6223

Width : 1.816


Height : 2.000



B0L100S, U19-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch23

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	27
Mean	31.48
Std Dev	1.548

Turn on : 26.4998

Width : 0.793

Height : 2.000



B0L100S, U19-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0


B0L100S, U19-ch28

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	37
Mean	32.05
Std Dev	1.355

Turn on : 18.2251
Width : 2.531
Height : 2.000



B0L100S, U19-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch31

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	24
Mean	31.21
Std Dev	0.865

Turn on : 17.4492

Width : 2.489

Height : 2.000



B0L100S, U19-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch34

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U19-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U19-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch38

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	40
Mean	33.1
Std Dev	1.841

Turn on : 28.3787
Width : 1.671
Height : 2.000



B0L100S, U19-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch46

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	31
Mean	31.06
Std Dev	2.793

Turn on : 15.5326

Width : 2.154

Height : 2.000



B0L100S, U19-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch49

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch50

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	17
Mean	29.82
Std Dev	0.7059


Turn on : 19.5778
Width : 2.015
Height : 2.000



B0L100S, U19-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch54

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	5
Mean	29.2
Std Dev	0.7483

0 10 20 30 40 50 60 70

ampl



B0L100S, U19-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U19-ch57

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	29.33
Std Dev	0.4714

ampl



B0L100S, U19-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch69

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	6
Mean	30
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000




B0L100S, U19-ch70

calib_packv5_042523_0143.root, FC#6, port A1

Entries	58
Mean	33.41
Std Dev	2.182

Turn on : 29.5000
Width : 0.185
Height : 2.000

Entry



B0L100S, U19-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch74

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	11
Mean	28.91
Std Dev	1.311

Turn on : 25.5005
Width : 0.794
Height : 2.000



B0L100S, U19-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U19-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch79

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	35
Mean	32.14
Std Dev	1.437

Turn on : 29.5000

Width : 0.170

Height : 2.000



B0L100S, U19-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	33
Mean	30.7
Std Dev	1.193

Turn on : 18.1247

Width : 2.276

Height : 2.000



B0L100S, U19-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch88

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	26.25
Std Dev	2.773

0 10 20 30 40 50 60 70

ampl



B0L100S, U19-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch90

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U19-ch92

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U19-ch94

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch96

calib_packv5_042523_0143.root, FC#6, port A1

Entry




B0L100S, U19-ch97

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	29
Mean	31.28
Std Dev	1.336


Turn on : 19.7412
Width : 1.991
Height : 2.000



B0L100S, U19-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch103

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch104

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	16
Mean	30.25
Std Dev	0.75


Turn on : 19.1122
Width : 2.218
Height : 2.000



B0L100S, U19-ch105

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch109

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	26
Std Dev	0

0 10 20 30 40 50 60 70

ampl



B0L100S, U19-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch111

calib_packv5_042523_0143.root, FC#6, port A1

Entries	21
Mean	30.43
Std Dev	0.9548

Turn on : 19.0936

Width : 1.797

Height : 2.000

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B0L100S, U19-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U19-ch118

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	21
Mean	31.71
Std Dev	1.075


Turn on : 22.0731
Width : 1.686
Height : 2.000



B0L100S, U19-ch119

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U19-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U19-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0