






B1L103S, U8-ch1, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U8-ch4, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U8-ch5, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0









































































B1L103S, U8-ch9, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U8-ch10, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L103S, U8-ch15, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U8-ch17, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

















































B1L103S, U8-ch21, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U8-ch24, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U8-ch26, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U8-ch27, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl









































B1L103S, U8-ch29, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30

40


50


60


70


ampl


20





















































































































B1L103S, U8-ch34, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L103S, U8-ch38, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U8-ch40, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U8-ch41, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** Mean 19 Std Dev 0 8.0 0.6 0.4 0.2









































































B1L103S, U8-ch44, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U8-ch45, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U8-ch47, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































B1L103S, U8-ch52, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl


































B1L103S, U8-ch54, adc3




























































B1L103S, U8-ch56, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl


































































B1L103S, U8-ch59, adc7 calib_packv5_042523_0143.root, FC#7, port C2 **Entries** Mean


1


0


0

























B1L103S, U8-ch60, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L103S, U8-ch64, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U8-ch67, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































































































































B1L103S, U8-ch75, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































0

























B1L103S, U8-ch80, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L103S, U8-ch85, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B1L103S, U8-ch91, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U8-ch93, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
































































































































































































































































































































































































































































































































B1L103S, U8-ch115, adc3
































































































































































































B1L103S, U8-ch123, adc3

























B1L103S, U8-ch124, adc3














































B1L103S, U8-ch126, adc4

