




# B1L001S, U9-ch0

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch1

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch2

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch3

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch4

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch5

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch6

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch7

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch8

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch9

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0

# B1L001S, U9-ch10

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch11

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch12

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch13

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch14

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U9-ch15

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B1L001S, U9-ch16

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch17

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch18

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch19

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U9-ch20

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch21

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch22

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch23

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch24

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch25

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch26

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch27

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch28

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch29

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch30

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U9-ch31

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch32

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch33

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch34

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch35

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch36

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch37

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch38

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0



# B1L001S, U9-ch39

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch40

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch41

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch42

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch43

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch44

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch45

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch46

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch47

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch48

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch49

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch50

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch51

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch52

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch53

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch54

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry






# B1L001S, U9-ch55

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch56

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch57

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch58

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch59

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch60

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch61

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch62

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0



# B1L001S, U9-ch63

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U9-ch64

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch65

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch66

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch67

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch68

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B1L001S, U9-ch69

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch70

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U9-ch71

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch72

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch73

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch74

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch75

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch76

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch77

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch78

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0



# B1L001S, U9-ch79

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch80

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch81

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch82

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch83

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch84

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch85

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch86

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch87

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U9-ch88

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch89

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch90

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch91

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch92

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch93

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B1L001S, U9-ch94

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	6
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000






# B1L001S, U9-ch95

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U9-ch96

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch97

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch98

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch99

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch100

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch101

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch102

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U9-ch103

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch104

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch105

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch106

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch107

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch108

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch109

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch110

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch111

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch112

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B1L001S, U9-ch113

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch114

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch115

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch116

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch117

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch118

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U9-ch119

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch120

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch121

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch122

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U9-ch123

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U9-ch124

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch125

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U9-ch126

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0



# B1L001S, U9-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U9-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0