



# B0L100S, U14-ch0

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	43
Mean	32.63
Std Dev	1.893

Turn on : 28.7925

Width : 1.044

Height : 2.000



# B0L100S, U14-ch1

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch2

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch3

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch4

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch5

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch6

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch7

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch8

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	322
Mean	47.15
Std Dev	9.818

Turn on : 31.4967

Width : 3.227

Height : 9.969


Entry



# B0L100S, U14-ch9

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch10

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch11

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch12

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch13

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch14

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U14-ch15

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch16

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	36
Mean	32.39
Std Dev	1.496

Turn on : 29.5001

Width : 0.187

Height : 2.000

Entry



# B0L100S, U14-ch17

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch18

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch19

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	9
Mean	30.56
Std Dev	0.4969

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U14-ch20

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch21

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	10
Mean	29.9
Std Dev	2.022

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U14-ch22

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch23

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	25
Mean	31.48
Std Dev	1.418

Turn on : 27.5000

Width : 0.595

Height : 2.000



# B0L100S, U14-ch24

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch25

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch26

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch27

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U14-ch28

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	30
Mean	31.77
Std Dev	1.927

Turn on : 25.8334  
Width : 2.686  
Height : 2.000



# B0L100S, U14-ch29

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch30

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch31

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	17
Mean	31
Std Dev	0.767

# B0L100S, U14-ch32

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch33

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch34

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch35

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch36

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch37

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch38

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	47
Mean	32.17
Std Dev	5.117

Turn on : 29.5001

Width : 0.191

Height : 2.000





# B0L100S, U14-ch39

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch40

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch41

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch42

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch43

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L100S, U14-ch44

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch45

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch46

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	20
Mean	31.95
Std Dev	4.477

Turn on : 28.4999

Width : 0.299

Height : 2.000





# B0L100S, U14-ch47

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch48

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch49

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U14-ch50

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	12
Mean	30.17
Std Dev	0.5528

Turn on : 29.4999  
Width : 0.205  
Height : 2.000



# B0L100S, U14-ch51

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	25.67
Std Dev	0.4714

0 10 20 30 40 50 60 70

ampl



# B0L100S, U14-ch52

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch53

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


# B0L100S, U14-ch54

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	11
Mean	28.09
Std Dev	1.975

Turn on : 16.3940  
Width : 1.600  
Height : 1.514





# B0L100S, U14-ch55

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch56

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch57

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	29
Std Dev	0

0 10 20 30 40 50 60 70

ampl



# B0L100S, U14-ch58

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch59

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch60

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch61

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch62

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch63

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch64

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch65

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch66

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch67

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch68

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch69

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	4
Mean	30
Std Dev	0

ampl

0 10 20 30 40 50 60 70



# B0L100S, U14-ch70

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	55
Mean	33.64
Std Dev	2.135

Turn on : 29.4999

Width : 0.199

Height : 2.000

Entry





# B0L100S, U14-ch71

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch72

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch73

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch74

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch75

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch76

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch77

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch78

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch79

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch80

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch81

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch82

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch83

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	32
Mean	32.12
Std Dev	1.364

Turn on : 17.6128

Width : 2.416

Height : 2.000



# B0L100S, U14-ch84

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch85

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch86

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	33
Mean	30.88
Std Dev	1.225

Turn on : 28.5001

Width : 0.192

Height : 2.000

Entry





# B0L100S, U14-ch87

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch88

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch89

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch90

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch91

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch92

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch93

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch94

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	34
Mean	31.21
Std Dev	1.324

Turn on : 19.6176

Width : 2.132

Height : 2.000





# B0L100S, U14-ch95

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch96

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




# B0L100S, U14-ch97

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	32
Mean	31.25
Std Dev	1.275


Turn on : 19.8544  
Width : 2.080  
Height : 2.000



# B0L100S, U14-ch98

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch99

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch100

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch101

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch102

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U14-ch103

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch104

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	12
Mean	30.08
Std Dev	0.7592

Turn on : 18.7115

Width : 1.909


Height : 2.000



# B0L100S, U14-ch105

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch106

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch107

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch108

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch109

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	26
Std Dev	0

0 10 20 30 40 50 60 70

ampl



# B0L100S, U14-ch110

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U14-ch111

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	11
Mean	31
Std Dev	0.8528

Turn on : 29.7850

Width : 1.053

Height : 2.000



# B0L100S, U14-ch112

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch113

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch114

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch115

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U14-ch116

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch117

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch118

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entries	26
Mean	31.62
Std Dev	0.9638

**Turn on : 17.9065**

**Width : 2.479**

**Height : 2.000**

Entry





# B0L100S, U14-ch119

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch120

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch121

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch122

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch123

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U14-ch124

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch125

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U14-ch126

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U14-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L100S, U14-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0