









B1L001S, U7-ch1, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















B1L001S, U7-ch2, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L001S, U7-ch4, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl




























































B1L001S, U7-ch7, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
























































B1L001S, U7-ch9, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L001S, U7-ch13, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50

60

70

ampl

10





































































































































































































































































































































































































































































































































B1L001S, U7-ch43, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50

60

70

ampl

10
































































B1L001S, U7-ch47, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl



































# B1L001S, U7-ch49, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2







































































































































































































#### B1L001S, U7-ch60, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

























































































































# B1L001S, U7-ch67, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 **Entries** Mean

1

0


























































































#### B1L001S, U7-ch72, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2


















# B1L001S, U7-ch73, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2





































































B1L001S, U7-ch77, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































B1L001S, U7-ch83, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl
















# B1L001S, U7-ch84, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2



















B1L001S, U7-ch85, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 **Entries** Mean

1

0

































# B1L001S, U7-ch87, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

