


B1L001S, U1-ch0

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch1

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch2

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch3

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch4

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch5

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch6

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch7

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch8

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch9

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch10

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch11

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch12

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch13

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch14

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch15

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch16

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch17

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U1-ch18

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch19

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch20

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch21

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch22

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch23

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch24

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch25

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch26

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch27

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch28

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch29

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch30

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch31

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch32

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch33

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch34

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U1-ch35

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch36

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch37

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch38

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch39

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch40

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch41

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch42

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch43

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch44

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch45

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U1-ch46

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch47

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch48

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch49

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch50

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch51

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch52

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch53

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch54

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch55

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch56

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch57

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch58

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch59

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U1-ch60

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch61

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch62

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch63

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch64

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch65

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch66

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch67

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch68

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch69

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch70

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch71

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch72

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch73

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch74

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch75

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch76

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch77

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch78

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch79

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch80

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch81

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U1-ch82

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U1-ch83

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch84

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch85

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U1-ch86

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch87

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch88

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch89

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch90

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch91

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch92

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch93

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch94

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch95

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch96

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch97

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch98

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch99

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch100

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch101

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch102

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch103

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch104

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch105

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch106

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch107

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch108

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch109

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch110

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch111

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch112

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch113

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch114

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U1-ch115

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch116

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch117

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch118

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch119

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch120

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch121

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U1-ch122

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U1-ch123

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch124

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U1-ch125

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	4
Mean	0
Std Dev	0

B1L001S, U1-ch126

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch127

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U1-ch127

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0