






# B0L101S, U2-ch24 calib\_packv5\_042523\_0143.root, FC#1, port C1





























## B0L101S, U2-ch34 calib\_packv5\_042523\_0143.root, FC#1, port C1





### B0L101S, U2-ch35 2523\_0143.root, FC#1, port C1







# B0L101S, U2-ch37 calib\_packv5\_042523\_0143.root, FC#1, port C1







#### B0L101S, U2-ch39 2523\_0143.root, FC#1, port C1











B0L101S, U2-ch43 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6





B0L101S, U2-ch45 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50

60


70


ampl








### B0L101S, U2-ch48 2523\_0143.root, FC#1, port C1

















































# B0L101S, U2-ch64 calib\_packv5\_042523\_0143.root, FC#1, port C1


















### B0L101S, U2-ch70 calib\_packv5\_042523\_0143.root, FC#1, port C1










## B0L101S, U2-ch73 calib\_packv5\_042523\_0143.root, FC#1, port C1





# B0L101S, U2-ch74 calib\_packv5\_042523\_0143.root, FC#1, port C1































#### B0L101S, U2-ch85 2523\_0143.root, FC#1, port C1





B0L101S, U2-ch87 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl















#### B0L101S, U2-ch93 2523\_0143.root, FC#1, port C1








B0L101S, U2-ch95 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2





































B0L101S, U2-ch107 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl













#### B0L101S, U2-ch113 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2


0


0














# B0L101S, U2-ch119 calib\_packv5\_042523\_0143.root, FC#1, port C1

