



# B0L001S, U13-ch0, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 30.91 |
| Std Dev | 6.411 |

**Gaus mean : 32.3128**

**Gaus Width: 3.6367**



# B0L001S, U13-ch0, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 37.93 |
| Std Dev | 3.577 |


**Gaus mean : 38.6032**

**Gaus Width: 3.9061**



# B0L001S, U13-ch0, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch0, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 52.68 |
| Std Dev | 3.457 |



# B0L001S, U13-ch0, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 58.67 |
| Std Dev | 2.58  |

ampl




# B0L001S, U13-ch0, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 23    |
| Mean    | 58.74 |
| Std Dev | 12.58 |



# B0L001S, U13-ch0, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch0, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch1, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 31.03 |
| Std Dev | 6.266 |

**Gaus mean : 32.4332**

**Gaus Width: 3.5433**



# B0L001S, U13-ch1, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 38.9  |
| Std Dev | 3.499 |

**Gaus mean : 39.2961**

**Gaus Width: 3.4653**



# B0L001S, U13-ch1, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 45.88 |
| Std Dev | 4.223 |

**Gaus mean : 46.7615**

**Gaus Width: 4.3941**




# B0L001S, U13-ch1, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 51.78 |
| Std Dev | 3.596 |




# B0L001S, U13-ch1, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 57.37 |
| Std Dev | 8.267 |




# B0L001S, U13-ch1, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 61.04 |
| Std Dev | 2.051 |



# B0L001S, U13-ch1, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 63 |
| Std Dev | 0  |

ampl



# B0L001S, U13-ch1, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch2, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 31.29 |
| Std Dev | 3.599 |

**Gaus mean : 31.7222**

**Gaus Width: 3.7124**



# B0L001S, U13-ch2, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 38.29 |
| Std Dev | 4.075 |

**Gaus mean : 38.9964**

**Gaus Width: 4.1453**



# B0L001S, U13-ch2, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 44.86 |
| Std Dev | 3.232 |


Gaus mean : 45.3739

Gaus Width: 3.3200




# B0L001S, U13-ch2, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch2, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch2, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 23    |
| Mean    | 61.39 |
| Std Dev | 1.406 |



# B0L001S, U13-ch2, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch2, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |      |
|---------|------|
| Entries | 2    |
| Mean    | 11.5 |
| Std Dev | 11.5 |

# B0L001S, U13-ch3, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 30.62 |
| Std Dev | 3.435 |

**Gaus mean : 30.9989**

**Gaus Width: 3.6617**

Entry



# B0L001S, U13-ch3, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 38.57 |
| Std Dev | 3.305 |

**Gaus mean : 39.3761**

**Gaus Width: 3.6275**



# B0L001S, U13-ch3, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 44.82 |
| Std Dev | 3.36  |

**Gaus mean : 45.6418**

**Gaus Width: 3.9639**

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl



# B0L001S, U13-ch3, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 52.64 |
| Std Dev | 3.382 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch3, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 58.59 |
| Std Dev | 2.786 |




# B0L001S, U13-ch3, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 58.88 |
| Std Dev | 12.35 |



# B0L001S, U13-ch3, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch3, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch4, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 30.93 |
| Std Dev | 3.461 |

**Gaus mean : 31.4531**

**Gaus Width: 3.7483**



# B0L001S, U13-ch4, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 37.14 |
| Std Dev | 3.223 |

**Gaus mean : 36.8869**

**Gaus Width: 3.2297**



# B0L001S, U13-ch4, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 44.27 |
| Std Dev | 3.256 |

**Gaus mean : 44.1702**

**Gaus Width: 4.0940**




# B0L001S, U13-ch4, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 50.9  |
| Std Dev | 3.705 |




# B0L001S, U13-ch4, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 57.08 |
| Std Dev | 3.142 |




# B0L001S, U13-ch4, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 35    |
| Mean    | 60.6  |
| Std Dev | 2.232 |



# B0L001S, U13-ch4, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch4, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch5, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |      |
|---------|------|
| Entries | 55   |
| Mean    | 28.8 |
| Std Dev | 3.17 |


**Gaus mean : 29.7215**

**Gaus Width: 3.5431**



# B0L001S, U13-ch5, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch5, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 42.58 |
| Std Dev | 3.438 |

**Gaus mean : 42.9973**

**Gaus Width: 3.4305**




# B0L001S, U13-ch5, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 49.49 |
| Std Dev | 2.632 |




# B0L001S, U13-ch5, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 54.34 |
| Std Dev | 7.512 |



# B0L001S, U13-ch5, adc5


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 59.98 |
| Std Dev | 2.454 |

ampl



# B0L001S, U13-ch5, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch5, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch6, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 31.11 |
| Std Dev | 5.163 |

**Gaus mean : 32.4748**

**Gaus Width: 4.1173**



# B0L001S, U13-ch6, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 38.91 |
| Std Dev | 3.3   |

**Gaus mean : 39.5171**

**Gaus Width: 3.1990**

Entry



# B0L001S, U13-ch6, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 45.32 |
| Std Dev | 3.333 |

**Gaus mean : 45.5615**

**Gaus Width: 3.3413**




# B0L001S, U13-ch6, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 52.48 |
| Std Dev | 3.214 |




# B0L001S, U13-ch6, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 57.21 |
| Std Dev | 8.775 |



# B0L001S, U13-ch6, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch6, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 62 |
| Std Dev | 0  |

ampl



# B0L001S, U13-ch6, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch7, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 31.91 |
| Std Dev | 3.147 |

**Gaus mean : 32.0005**

**Gaus Width: 3.6140**



# B0L001S, U13-ch7, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 96    |
| Mean    | 39.86 |
| Std Dev | 3.823 |

**Gaus mean : 40.1350**


**Gaus Width: 3.6840**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch7, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 47.26 |
| Std Dev | 3.004 |

**Gaus mean : 47.6969**

**Gaus Width: 3.3297**




# B0L001S, U13-ch7, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 53.36 |
| Std Dev | 3.275 |


Entry



# B0L001S, U13-ch7, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch7, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch7, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch7, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch8, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 84    |
| Mean    | 32.27 |
| Std Dev | 5.029 |

**Gaus mean : 33.3374**

**Gaus Width: 4.1257**



# B0L001S, U13-ch8, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 39.53 |
| Std Dev | 3.685 |

**Gaus mean : 39.0468**

**Gaus Width: 6.6649**



# B0L001S, U13-ch8, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 45.87 |
| Std Dev | 3.677 |

**Gaus mean : 46.3790**

**Gaus Width: 4.2770**




# B0L001S, U13-ch8, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 52.42 |
| Std Dev | 3.485 |




# B0L001S, U13-ch8, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 58.46 |
| Std Dev | 2.603 |



# B0L001S, U13-ch8, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

7

6

5

4

3

2

1

0

|         |       |
|---------|-------|
| Entries | 17    |
| Mean    | 61.82 |
| Std Dev | 1.382 |

10

20

30

40

50

60


70

ampl

# B0L001S, U13-ch8, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch8, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch9, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 31.76 |
| Std Dev | 5.209 |

**Gaus mean : 32.6282**

**Gaus Width: 3.1511**



# B0L001S, U13-ch9, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 38.55 |
| Std Dev | 2.928 |

**Gaus mean : 38.9987**

**Gaus Width: 2.8717**



# B0L001S, U13-ch9, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 91    |
| Mean    | 45.6  |
| Std Dev | 3.607 |

**Gaus mean : 46.2281**

**Gaus Width: 4.1171**




# B0L001S, U13-ch9, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 53.04 |
| Std Dev | 3.213 |



# B0L001S, U13-ch9, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch9, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

6

5

4

3

2

1

0

|         |       |
|---------|-------|
| Entries | 21    |
| Mean    | 61.05 |
| Std Dev | 2.193 |

0

10

20

30

40

50

60

70

ampl

0

10

20

30

40

50

60

70

# B0L001S, U13-ch9, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch9, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch10, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 32.09 |
| Std Dev | 3.428 |

**Gaus mean : 32.7841**

**Gaus Width: 3.6665**




# B0L001S, U13-ch10, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 39.32 |
| Std Dev | 3.641 |

**Gaus mean : 39.6037**  
**Gaus Width: 3.7858**



# B0L001S, U13-ch10, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 46.59 |
| Std Dev | 3.491 |

**Gaus mean : 47.0460**

**Gaus Width: 3.5881**




# B0L001S, U13-ch10, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 52.67 |
| Std Dev | 2.821 |




# B0L001S, U13-ch10, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 57.09 |
| Std Dev | 7.607 |



# B0L001S, U13-ch10, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch10, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch10, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch11, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 31.52 |
| Std Dev | 3.514 |

**Gaus mean : 32.2066**

**Gaus Width: 3.5448**



# B0L001S, U13-ch11, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 38.43 |
| Std Dev | 3.65  |

**Gaus mean : 38.6658**

**Gaus Width: 3.4246**



# B0L001S, U13-ch11, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 44.18 |
| Std Dev | 3.163 |

**Gaus mean : 44.7242**

**Gaus Width: 3.2763**




# B0L001S, U13-ch11, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 51.3  |
| Std Dev | 3.422 |

Entry




# B0L001S, U13-ch11, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 57.86 |
| Std Dev | 2.856 |




# B0L001S, U13-ch11, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.87 |
| Std Dev | 11.09 |



# B0L001S, U13-ch11, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch11, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch12, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 31.61 |
| Std Dev | 6.146 |

**Gaus mean : 32.5338**

**Gaus Width: 3.9217**




# B0L001S, U13-ch12, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 39.72 |
| Std Dev | 3.362 |

**Gaus mean : 40.4427**  
**Gaus Width: 3.5899**



# B0L001S, U13-ch12, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 45.06 |
| Std Dev | 3.126 |

**Gaus mean : 45.9748**

**Gaus Width: 3.1860**



# B0L001S, U13-ch12, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 52    |
| Std Dev | 3.394 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch12, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 58    |
| Std Dev | 3.281 |




# B0L001S, U13-ch12, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 19    |
| Mean    | 58.32 |
| Std Dev | 13.87 |



# B0L001S, U13-ch12, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch12, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch13, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 31.08 |
| Std Dev | 7.184 |

**Gaus mean : 32.5657**

**Gaus Width: 4.3192**




# B0L001S, U13-ch13, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 38.86 |
| Std Dev | 3.148 |

**Gaus mean : 39.3825**  
**Gaus Width: 3.1070**



# B0L001S, U13-ch13, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 45.71 |
| Std Dev | 3.397 |

**Gaus mean : 46.4165**

**Gaus Width: 3.4419**




# B0L001S, U13-ch13, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 52.45 |
| Std Dev | 3.016 |



# B0L001S, U13-ch13, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch13, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch13, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch13, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch14, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 31.01 |
| Std Dev | 5.974 |

**Gaus mean : 32.6923**

**Gaus Width: 4.0698**

Entry



# B0L001S, U13-ch14, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 39.54 |
| Std Dev | 3.248 |

**Gaus mean : 39.4879**

**Gaus Width: 3.6793**




# B0L001S, U13-ch14, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 45.19 |
| Std Dev | 3.039 |




# B0L001S, U13-ch14, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 51.96 |
| Std Dev | 2.943 |




# B0L001S, U13-ch14, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 57.52 |
| Std Dev | 7.841 |




# B0L001S, U13-ch14, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 21    |
| Mean    | 60.9  |
| Std Dev | 2.114 |



# B0L001S, U13-ch14, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch14, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch15, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 32.28 |
| Std Dev | 3.441 |

**Gaus mean : 32.3310**

**Gaus Width: 3.5570**



# B0L001S, U13-ch15, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 39.14 |
| Std Dev | 3.256 |

**Gaus mean : 40.0481**

**Gaus Width: 3.6959**



# B0L001S, U13-ch15, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 45.41 |
| Std Dev | 2.832 |

**Gaus mean : 45.9307**

**Gaus Width: 3.2730**

Entry




# B0L001S, U13-ch15, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 51.89 |
| Std Dev | 3.28  |

Entry




# B0L001S, U13-ch15, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 57.72 |
| Std Dev | 8.002 |



# B0L001S, U13-ch15, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch15, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch15, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch16, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 31.69 |
| Std Dev | 3.408 |

**Gaus mean : 32.6603**


**Gaus Width: 3.8158**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch16, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 36    |
| Mean    | 37.08 |
| Std Dev | 2.732 |

**Gaus mean : 37.6378**

**Gaus Width: 3.1693**



# B0L001S, U13-ch16, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 89    |
| Mean    | 43.6  |
| Std Dev | 3.417 |

**Gaus mean : 44.6003**

**Gaus Width: 3.4147**

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl



# B0L001S, U13-ch16, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 51.55 |
| Std Dev | 3.016 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch16, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 57.2  |
| Std Dev | 2.669 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch16, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 31    |
| Mean    | 59.06 |
| Std Dev | 10.91 |



# B0L001S, U13-ch16, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |      |
|---------|------|
| Entries | 4    |
| Mean    | 62.5 |
| Std Dev | 0.5  |

ampl



# B0L001S, U13-ch16, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch17, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 31.64 |
| Std Dev | 5.819 |

**Gaus mean : 31.8006**

**Gaus Width: 4.1151**

Entry



# B0L001S, U13-ch17, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 39.79 |
| Std Dev | 3.685 |

**Gaus mean : 40.2231**

**Gaus Width: 4.1196**



# B0L001S, U13-ch17, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 46.73 |
| Std Dev | 3.524 |

**Gaus mean : 46.8363**

**Gaus Width: 4.0889**




# B0L001S, U13-ch17, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 52.76 |
| Std Dev | 3.49  |




# B0L001S, U13-ch17, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 58.52 |
| Std Dev | 2.754 |




# B0L001S, U13-ch17, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 22    |
| Mean    | 58.73 |
| Std Dev | 12.93 |



# B0L001S, U13-ch17, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch17, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch18, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 30.06 |
| Std Dev | 6.998 |

**Gaus mean : 31.7522**


**Gaus Width: 3.0391**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch18, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 38.05 |
| Std Dev | 3.221 |

**Gaus mean : 38.2926**

**Gaus Width: 4.1977**



# B0L001S, U13-ch18, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.75 |
| Std Dev | 3.298 |

**Gaus mean : 45.4753**

**Gaus Width: 3.1616**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B0L001S, U13-ch18, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 51.87 |
| Std Dev | 3.352 |




# B0L001S, U13-ch18, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 57.04 |
| Std Dev | 3.089 |



# B0L001S, U13-ch18, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch18, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch18, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch19, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 31.22 |
| Std Dev | 5.214 |

**Gaus mean : 32.5433**

**Gaus Width: 3.5533**



# B0L001S, U13-ch19, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 38.54 |
| Std Dev | 2.926 |

**Gaus mean : 38.7677**

**Gaus Width: 3.3095**



# B0L001S, U13-ch19, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 45.28 |
| Std Dev | 2.909 |

**Gaus mean : 45.7225**

**Gaus Width: 3.2209**



# B0L001S, U13-ch19, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 51.97 |
| Std Dev | 3.401 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl



# B0L001S, U13-ch19, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 57.52 |
| Std Dev | 7.839 |

ampl




# B0L001S, U13-ch19, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 18    |
| Mean    | 61.28 |
| Std Dev | 1.938 |



# B0L001S, U13-ch19, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch19, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch20, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 89    |
| Mean    | 32.42 |
| Std Dev | 5.016 |

**Gaus mean : 33.3481**

**Gaus Width: 3.8139**

Entry



# B0L001S, U13-ch20, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 40.31 |
| Std Dev | 3.153 |

**Gaus mean : 40.6872**

**Gaus Width: 3.1248**



# B0L001S, U13-ch20, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 45.48 |
| Std Dev | 3.559 |

**Gaus mean : 45.9667**

**Gaus Width: 3.7714**




# B0L001S, U13-ch20, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 53.04 |
| Std Dev | 3.528 |




# B0L001S, U13-ch20, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 58.47 |
| Std Dev | 3.152 |




# B0L001S, U13-ch20, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 20    |
| Mean    | 58.25 |
| Std Dev | 13.47 |



# B0L001S, U13-ch20, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch20, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch21, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 29.54 |
| Std Dev | 4.788 |

**Gaus mean : 30.9348**

**Gaus Width: 3.2857**




# B0L001S, U13-ch21, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 36.74 |
| Std Dev | 3.841 |

**Gaus mean : 37.3834**  
**Gaus Width: 3.8015**



# B0L001S, U13-ch21, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 44.46 |
| Std Dev | 3.782 |

**Gaus mean : 44.7535**

**Gaus Width: 3.6087**




# B0L001S, U13-ch21, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 50.77 |
| Std Dev | 3.471 |



# B0L001S, U13-ch21, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch21, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 60.67 |
| Std Dev | 2.055 |



# B0L001S, U13-ch21, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch21, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch22, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 31.28 |
| Std Dev | 3.733 |

**Gaus mean : 31.6212**

**Gaus Width: 3.7141**




# B0L001S, U13-ch22, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 39    |
| Std Dev | 3.698 |

**Gaus mean : 39.9938**

**Gaus Width: 3.9818**



# B0L001S, U13-ch22, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 45.94 |
| Std Dev | 3.792 |

**Gaus mean : 46.1101**

**Gaus Width: 4.2493**




# B0L001S, U13-ch22, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 52.18 |
| Std Dev | 3.103 |




# B0L001S, U13-ch22, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 57.29 |
| Std Dev | 8.234 |




# B0L001S, U13-ch22, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 25    |
| Mean    | 61.08 |
| Std Dev | 2.096 |



# B0L001S, U13-ch22, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch22, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch23, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 31.32 |
| Std Dev | 3.24  |

**Gaus mean : 31.4421**


**Gaus Width: 3.5406**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch23, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 37.68 |
| Std Dev | 3.394 |

**Gaus mean : 38.2703**  
**Gaus Width: 4.1360**



# B0L001S, U13-ch23, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.57 |
| Std Dev | 3.592 |

**Gaus mean : 45.1380**

**Gaus Width: 4.0582**




# B0L001S, U13-ch23, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 51.34 |
| Std Dev | 3.877 |



# B0L001S, U13-ch23, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 57.39 |
| Std Dev | 7.751 |

ampl




# B0L001S, U13-ch23, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 18    |
| Mean    | 61.33 |
| Std Dev | 1.633 |



# B0L001S, U13-ch23, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch23, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch24, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 30.31 |
| Std Dev | 3.074 |

**Gaus mean : 31.3001**

**Gaus Width: 3.1755**




# B0L001S, U13-ch24, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 37.6  |
| Std Dev | 3.135 |

**Gaus mean : 38.3862**  
**Gaus Width: 3.1215**



# B0L001S, U13-ch24, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 44.66 |
| Std Dev | 3.339 |

**Gaus mean : 45.1318**

**Gaus Width: 3.1436**




# B0L001S, U13-ch24, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 51.15 |
| Std Dev | 3.367 |



# B0L001S, U13-ch24, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch24, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 59.41 |
| Std Dev | 10.03 |



# B0L001S, U13-ch24, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch24, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch25, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 33.13 |
| Std Dev | 3.488 |

**Gaus mean : 33.7232**

**Gaus Width: 3.6070**



# B0L001S, U13-ch25, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 40.26 |
| Std Dev | 3.739 |

**Gaus mean : 41.1736**

**Gaus Width: 4.2188**



# B0L001S, U13-ch25, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 46.65 |
| Std Dev | 3.527 |

Gaus mean : 47.2154

Gaus Width: 3.8265




# B0L001S, U13-ch25, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 53.15 |
| Std Dev | 3.449 |



# B0L001S, U13-ch25, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 58.61 |
| Std Dev | 2.384 |

# B0L001S, U13-ch25, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 19    |
| Mean    | 58.53 |
| Std Dev | 13.84 |



# B0L001S, U13-ch25, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch25, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch26, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 84    |
| Mean    | 31.2  |
| Std Dev | 3.792 |

**Gaus mean : 31.6723**

**Gaus Width: 3.9552**



# B0L001S, U13-ch26, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 39.08 |
| Std Dev | 3.569 |

**Gaus mean : 39.4828**

**Gaus Width: 3.5984**



# B0L001S, U13-ch26, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 46.2  |
| Std Dev | 3.608 |

**Gaus mean : 46.5958**

**Gaus Width: 3.1170**




# B0L001S, U13-ch26, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 51.15 |
| Std Dev | 3.159 |




# B0L001S, U13-ch26, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 57.41 |
| Std Dev | 3.064 |




# B0L001S, U13-ch26, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.63 |
| Std Dev | 11.09 |



# B0L001S, U13-ch26, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch26, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch27, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 32.8  |
| Std Dev | 3.537 |

**Gaus mean : 33.3302**

**Gaus Width: 3.6177**



# B0L001S, U13-ch27, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 39.17 |
| Std Dev | 3.44  |

**Gaus mean : 40.2647**

**Gaus Width: 3.9488**



# B0L001S, U13-ch27, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 45.46 |
| Std Dev | 3.285 |

**Gaus mean : 45.7742**

**Gaus Width: 3.0619**




# B0L001S, U13-ch27, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 52.45 |
| Std Dev | 3.507 |



# B0L001S, U13-ch27, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 58.46 |
| Std Dev | 2.878 |

ampl




# B0L001S, U13-ch27, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 14    |
| Mean    | 57.57 |
| Std Dev | 16.01 |



# B0L001S, U13-ch27, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch27, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch28, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 31.22 |
| Std Dev | 3.37  |

**Gaus mean : 31.7659**

**Gaus Width: 3.7445**




# B0L001S, U13-ch28, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 37.39 |
| Std Dev | 3.536 |

**Gaus mean : 38.0725**  
**Gaus Width: 3.7105**



# B0L001S, U13-ch28, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 44.31 |
| Std Dev | 4.176 |

**Gaus mean : 44.7147**

**Gaus Width: 4.6660**



# B0L001S, U13-ch28, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 51.69 |
| Std Dev | 3.958 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B0L001S, U13-ch28, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch28, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 20    |
| Mean    | 57.75 |
| Std Dev | 13.4  |



# B0L001S, U13-ch28, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch28, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch29, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 30.65 |
| Std Dev | 3.198 |

**Gaus mean : 30.6896**

**Gaus Width: 2.9858**



# B0L001S, U13-ch29, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 37.33 |
| Std Dev | 3.79  |

**Gaus mean : 38.5632**

**Gaus Width: 4.2623**



# B0L001S, U13-ch29, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 44.47 |
| Std Dev | 3.249 |

**Gaus mean : 45.2567**

**Gaus Width: 3.4065**




# B0L001S, U13-ch29, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 51.1  |
| Std Dev | 3.699 |




# B0L001S, U13-ch29, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 56.62 |
| Std Dev | 3.223 |



# B0L001S, U13-ch29, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch29, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch29, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch30, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 30.41 |
| Std Dev | 3.245 |

**Gaus mean : 30.8660**

**Gaus Width: 3.5720**




# B0L001S, U13-ch30, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 37.41 |
| Std Dev | 3.438 |

**Gaus mean : 38.0100**  
**Gaus Width: 3.8306**



# B0L001S, U13-ch30, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 44.24 |
| Std Dev | 3.168 |

**Gaus mean : 44.8273**


**Gaus Width: 3.3138**



# B0L001S, U13-ch30, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 50.81 |
| Std Dev | 3.472 |

# B0L001S, U13-ch30, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 57.79 |
| Std Dev | 3.027 |




# B0L001S, U13-ch30, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 28    |
| Mean    | 58.75 |
| Std Dev | 11.45 |



# B0L001S, U13-ch30, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch30, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch31, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 91    |
| Mean    | 31.3  |
| Std Dev | 3.924 |

**Gaus mean : 31.6884**


**Gaus Width: 4.0447**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch31, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 39.08 |
| Std Dev | 3.202 |

**Gaus mean : 39.5020**

**Gaus Width: 3.6471**



# B0L001S, U13-ch31, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 45.51 |
| Std Dev | 3.529 |

Gaus mean : 46.4787

Gaus Width: 3.1847



# B0L001S, U13-ch31, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 52.88 |
| Std Dev | 3.121 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch31, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 59.22 |
| Std Dev | 2.562 |




# B0L001S, U13-ch31, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 21    |
| Mean    | 58.05 |
| Std Dev | 13.11 |



# B0L001S, U13-ch31, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch31, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch32, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 29.95 |
| Std Dev | 4.963 |

**Gaus mean : 32.0125**


**Gaus Width: 3.1239**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch32, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 35.68 |
| Std Dev | 5.67  |

**Gaus mean : 36.3259**

**Gaus Width: 3.3985**




# B0L001S, U13-ch32, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 43.33 |
| Std Dev | 3.481 |

**Gaus mean : 43.8808**  
**Gaus Width: 3.9285**




# B0L001S, U13-ch32, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 50.06 |
| Std Dev | 3.392 |




# B0L001S, U13-ch32, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 56.26 |
| Std Dev | 2.921 |




# B0L001S, U13-ch32, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 58.98 |
| Std Dev | 9.407 |



# B0L001S, U13-ch32, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch32, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch33, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 32.79 |
| Std Dev | 6.968 |

**Gaus mean : 34.3384**

**Gaus Width: 3.1138**



# B0L001S, U13-ch33, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 40.29 |
| Std Dev | 3.106 |

**Gaus mean : 40.8179**

**Gaus Width: 3.1005**




# B0L001S, U13-ch33, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 47.36 |
| Std Dev | 3.254 |

**Gaus mean : 48.4995**  
**Gaus Width: 3.5524**



# B0L001S, U13-ch33, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 54.04 |
| Std Dev | 3.907 |

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl

70

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318


319

# B0L001S, U13-ch33, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 58.69 |
| Std Dev | 9.357 |



# B0L001S, U13-ch33, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch33, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch33, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 25 |
| Std Dev | 0  |

ampl

# B0L001S, U13-ch34, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 28.48 |
| Std Dev | 6.677 |

**Gaus mean : 29.6075**

**Gaus Width: 3.2788**



# B0L001S, U13-ch34, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 36.3  |
| Std Dev | 5.906 |

**Gaus mean : 37.6258**

**Gaus Width: 3.7884**



# B0L001S, U13-ch34, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 43.52 |
| Std Dev | 3.826 |

**Gaus mean : 43.5953**

**Gaus Width: 3.9543**




# B0L001S, U13-ch34, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 50.28 |
| Std Dev | 3.036 |




# B0L001S, U13-ch34, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 56.23 |
| Std Dev | 2.847 |




# B0L001S, U13-ch34, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 41    |
| Mean    | 59.54 |
| Std Dev | 9.543 |



# B0L001S, U13-ch34, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch34, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch35, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 86    |
| Mean    | 31.38 |
| Std Dev | 4.823 |

**Gaus mean : 32.2488**

**Gaus Width: 3.5558**




# B0L001S, U13-ch35, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 39.48 |
| Std Dev | 3.566 |

**Gaus mean : 39.7841**  
**Gaus Width: 3.4823**



# B0L001S, U13-ch35, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 47    |
| Mean    | 44.23 |
| Std Dev | 2.882 |

**Gaus mean : 44.3362**

**Gaus Width: 3.0476**




# B0L001S, U13-ch35, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 51.26 |
| Std Dev | 3.417 |




# B0L001S, U13-ch35, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 57.63 |
| Std Dev | 2.783 |




# B0L001S, U13-ch35, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 33    |
| Mean    | 59.24 |
| Std Dev | 10.59 |



# B0L001S, U13-ch35, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch35, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |      |
|---------|------|
| Entries | 2    |
| Mean    | 11.5 |
| Std Dev | 11.5 |

# B0L001S, U13-ch36, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 31.5  |
| Std Dev | 5.191 |

**Gaus mean : 32.2182**

**Gaus Width: 3.5282**



# B0L001S, U13-ch36, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 38.29 |
| Std Dev | 2.9   |

**Gaus mean : 38.7780**

**Gaus Width: 3.0577**



# B0L001S, U13-ch36, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 44.85 |
| Std Dev | 3.725 |

**Gaus mean : 45.4849**

**Gaus Width: 3.7804**




# B0L001S, U13-ch36, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 50.56 |
| Std Dev | 3.068 |




# B0L001S, U13-ch36, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 56.82 |
| Std Dev | 3.413 |




# B0L001S, U13-ch36, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 60.71 |
| Std Dev | 1.989 |



# B0L001S, U13-ch36, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch36, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch37, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 31.68 |
| Std Dev | 3.852 |

**Gaus mean : 31.7317**

**Gaus Width: 3.6839**



# B0L001S, U13-ch37, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 38.16 |
| Std Dev | 3.376 |

**Gaus mean : 39.1760**


**Gaus Width: 3.6137**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch37, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 44.74 |
| Std Dev | 2.287 |

**Gaus mean : 45.5465**

**Gaus Width: 2.2770**

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

2

4

6


8

10

# B0L001S, U13-ch37, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 51.33 |
| Std Dev | 2.676 |

# B0L001S, U13-ch37, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 57.45 |
| Std Dev | 3.212 |




# B0L001S, U13-ch37, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 58.7  |
| Std Dev | 9.989 |



# B0L001S, U13-ch37, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch37, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch38, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 30.35 |
| Std Dev | 6.284 |

**Gaus mean : 31.7754**

**Gaus Width: 2.9387**



# B0L001S, U13-ch38, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 37.75 |
| Std Dev | 3.491 |

**Gaus mean : 38.0751**

**Gaus Width: 3.3942**



# B0L001S, U13-ch38, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 44.66 |
| Std Dev | 3.981 |


**Gaus mean : 45.2730**

**Gaus Width: 4.1126**



# B0L001S, U13-ch38, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch38, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 56.67 |
| Std Dev | 2.942 |




# B0L001S, U13-ch38, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 36    |
| Mean    | 59.03 |
| Std Dev | 10.18 |



# B0L001S, U13-ch38, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch38, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 11 |
| Std Dev | 11 |

# B0L001S, U13-ch39, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 45    |
| Mean    | 31.13 |
| Std Dev | 2.948 |

**Gaus mean : 31.5606**

**Gaus Width: 2.9803**




# B0L001S, U13-ch39, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 37.58 |
| Std Dev | 3.285 |

**Gaus mean : 38.1386**

**Gaus Width: 3.6069**



# B0L001S, U13-ch39, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.52 |
| Std Dev | 3.387 |

**Gaus mean : 44.9471**

**Gaus Width: 3.4651**




# B0L001S, U13-ch39, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 51.7  |
| Std Dev | 3.208 |



# B0L001S, U13-ch39, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch39, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 41    |
| Mean    | 59.17 |
| Std Dev | 9.596 |



# B0L001S, U13-ch39, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch39, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch40, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 30.98 |
| Std Dev | 3.503 |

**Gaus mean : 31.2973**

**Gaus Width: 4.1454**



# B0L001S, U13-ch40, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 37.28 |
| Std Dev | 3.672 |

**Gaus mean : 37.7786**

**Gaus Width: 3.9366**



# B0L001S, U13-ch40, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 44.17 |
| Std Dev | 3.237 |

**Gaus mean : 44.9857**

**Gaus Width: 3.6471**




# B0L001S, U13-ch40, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 50.85 |
| Std Dev | 3.178 |




# B0L001S, U13-ch40, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 57.63 |
| Std Dev | 3.222 |




# B0L001S, U13-ch40, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 35    |
| Mean    | 58.57 |
| Std Dev | 10.29 |



# B0L001S, U13-ch40, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch40, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch41, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 31.23 |
| Std Dev | 5.082 |

**Gaus mean : 32.1906**


**Gaus Width: 3.5646**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch41, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 38.7  |
| Std Dev | 3.313 |

**Gaus mean : 39.5248**

**Gaus Width: 3.7713**



# B0L001S, U13-ch41, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 45.59 |
| Std Dev | 2.96  |

**Gaus mean : 45.7757**

**Gaus Width: 2.9486**




# B0L001S, U13-ch41, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 52.36 |
| Std Dev | 3.467 |

Entry




# B0L001S, U13-ch41, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 57.15 |
| Std Dev | 8.274 |




# B0L001S, U13-ch41, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 23    |
| Mean    | 61.17 |
| Std Dev | 2.14  |



# B0L001S, U13-ch41, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch41, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch42, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 31.41 |
| Std Dev | 3.833 |

**Gaus mean : 31.1707**

**Gaus Width: 4.0698**



# B0L001S, U13-ch42, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 38.01 |
| Std Dev | 3.187 |

**Gaus mean : 38.7763**

**Gaus Width: 3.3394**



# B0L001S, U13-ch42, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 45.63 |
| Std Dev | 3.418 |

**Gaus mean : 46.0755**

**Gaus Width: 3.2285**




# B0L001S, U13-ch42, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 51.6  |
| Std Dev | 2.939 |



# B0L001S, U13-ch42, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 57.74 |
| Std Dev | 3.077 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch42, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 58.58 |
| Std Dev | 12.32 |



# B0L001S, U13-ch42, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch42, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch43, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 30.84 |
| Std Dev | 6.48  |

**Gaus mean : 32.8274**

**Gaus Width: 2.8846**




# B0L001S, U13-ch43, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 39.31 |
| Std Dev | 3.135 |

**Gaus mean : 40.2905**  
**Gaus Width: 2.9120**



# B0L001S, U13-ch43, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 46.77 |
| Std Dev | 3.021 |

**Gaus mean : 47.2797**

**Gaus Width: 2.9534**




# B0L001S, U13-ch43, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 53.03 |
| Std Dev | 3.493 |




# B0L001S, U13-ch43, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 45    |
| Mean    | 59.24 |
| Std Dev | 2.262 |




# B0L001S, U13-ch43, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 19    |
| Mean    | 58.53 |
| Std Dev | 13.85 |



# B0L001S, U13-ch43, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch43, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch44, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 30.18 |
| Std Dev | 6.147 |

**Gaus mean : 31.2051**


**Gaus Width: 3.7757**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch44, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 37.5  |
| Std Dev | 3.016 |

**Gaus mean : 37.3968**

**Gaus Width: 3.5262**



# B0L001S, U13-ch44, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 43.73 |
| Std Dev | 3.821 |

**Gaus mean : 44.6219**

**Gaus Width: 3.5854**




# B0L001S, U13-ch44, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 50.23 |
| Std Dev | 3.091 |



# B0L001S, U13-ch44, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 56.52 |
| Std Dev | 2.72  |

# B0L001S, U13-ch44, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch44, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch44, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch45, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 30.88 |
| Std Dev | 4.732 |

**Gaus mean : 32.3094**


**Gaus Width: 3.5004**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch45, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 38.61 |
| Std Dev | 2.96  |

**Gaus mean : 39.1562**  
**Gaus Width: 3.2257**



# B0L001S, U13-ch45, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 86    |
| Mean    | 44.78 |
| Std Dev | 4.007 |

**Gaus mean : 45.0982**

**Gaus Width: 4.2551**

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch45, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 51.76 |
| Std Dev | 3.745 |




# B0L001S, U13-ch45, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 57.91 |
| Std Dev | 3.223 |




# B0L001S, U13-ch45, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 25    |
| Mean    | 58.4  |
| Std Dev | 12.05 |



# B0L001S, U13-ch45, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 63 |
| Std Dev | 0  |



# B0L001S, U13-ch45, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch46, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 30.22 |
| Std Dev | 7.066 |

**Gaus mean : 32.0925**

**Gaus Width: 3.7381**



# B0L001S, U13-ch46, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 38.27 |
| Std Dev | 3.65  |

**Gaus mean : 38.9669**


**Gaus Width: 3.5762**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch46, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 45.67 |
| Std Dev | 3.923 |

Gaus mean : 45.8746


Gaus Width: 4.5396



# B0L001S, U13-ch46, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 52.8  |
| Std Dev | 3.069 |




# B0L001S, U13-ch46, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 58.11 |
| Std Dev | 2.967 |




# B0L001S, U13-ch46, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 61.12 |
| Std Dev | 1.878 |



# B0L001S, U13-ch46, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch46, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch47, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 31.67 |
| Std Dev | 2.758 |

**Gaus mean : 32.3813**

**Gaus Width: 2.4174**



# B0L001S, U13-ch47, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 38.4  |
| Std Dev | 3.568 |

**Gaus mean : 38.6161**


**Gaus Width: 3.3824**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch47, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 45.87 |
| Std Dev | 3.464 |

**Gaus mean : 46.2914**

**Gaus Width: 4.1629**




# B0L001S, U13-ch47, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 52.29 |
| Std Dev | 3.521 |




# B0L001S, U13-ch47, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 58.07 |
| Std Dev | 2.988 |




# B0L001S, U13-ch47, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 22    |
| Mean    | 58.41 |
| Std Dev | 12.86 |



# B0L001S, U13-ch47, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch47, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch48, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 31.65 |
| Std Dev | 5.253 |

**Gaus mean : 32.7518**

**Gaus Width: 3.6343**



# B0L001S, U13-ch48, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 87    |
| Mean    | 39.25 |
| Std Dev | 3.605 |

**Gaus mean : 39.8092**

**Gaus Width: 3.6540**



# B0L001S, U13-ch48, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 46.79 |
| Std Dev | 2.963 |

**Gaus mean : 47.4938**


**Gaus Width: 3.2573**



# B0L001S, U13-ch48, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 53.25 |
| Std Dev | 3.051 |

# B0L001S, U13-ch48, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch48, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.6  |
| Std Dev | 11.04 |



# B0L001S, U13-ch48, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 62 |
| Std Dev | 0  |



# B0L001S, U13-ch48, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch49, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 30.18 |
| Std Dev | 2.995 |

**Gaus mean : 31.0823**

**Gaus Width: 3.0610**



# B0L001S, U13-ch49, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 36.96 |
| Std Dev | 3.878 |

**Gaus mean : 37.3308**

**Gaus Width: 3.3211**



# B0L001S, U13-ch49, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 43.9  |
| Std Dev | 3.501 |

**Gaus mean : 44.5298**


**Gaus Width: 3.5451**



# B0L001S, U13-ch49, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 50.59 |
| Std Dev | 2.926 |

# B0L001S, U13-ch49, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 57.44 |
| Std Dev | 2.751 |

# B0L001S, U13-ch49, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch49, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch49, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 11 |
| Std Dev | 11 |

# B0L001S, U13-ch50, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 84    |
| Mean    | 30.17 |
| Std Dev | 3.464 |

**Gaus mean : 30.3849**


**Gaus Width: 3.5180**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch50, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 37.02 |
| Std Dev | 3.353 |

**Gaus mean : 37.4577**

**Gaus Width: 3.2032**



# B0L001S, U13-ch50, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 43.39 |
| Std Dev | 3.43  |

**Gaus mean : 43.6172**

**Gaus Width: 3.4414**




# B0L001S, U13-ch50, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 50.52 |
| Std Dev | 3.222 |




# B0L001S, U13-ch50, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 55.58 |
| Std Dev | 3.127 |



# B0L001S, U13-ch50, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch50, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch50, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch51, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 32.24 |
| Std Dev | 5.109 |

**Gaus mean : 33.4289**

**Gaus Width: 3.7167**



# B0L001S, U13-ch51, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 40    |
| Std Dev | 3.929 |


**Gaus mean : 40.7896**

**Gaus Width: 4.5168**



# B0L001S, U13-ch51, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch51, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 54.09 |
| Std Dev | 3.024 |



# B0L001S, U13-ch51, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

5

4

3

2

1

0

Entries 37

Mean 57.43

Std Dev 9.928

ampl

0

10

20

30

40

50


60

70

# B0L001S, U13-ch51, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch51, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch51, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch52, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 29.61 |
| Std Dev | 6.052 |

**Gaus mean : 31.0874**

**Gaus Width: 3.5707**



# B0L001S, U13-ch52, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 37.82 |
| Std Dev | 3.744 |

**Gaus mean : 38.2054**

**Gaus Width: 3.7289**



# B0L001S, U13-ch52, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 44.04 |
| Std Dev | 3.113 |

**Gaus mean : 44.4145**

**Gaus Width: 3.1086**




# B0L001S, U13-ch52, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 50.39 |
| Std Dev | 3.644 |




# B0L001S, U13-ch52, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 56.5  |
| Std Dev | 3.257 |




# B0L001S, U13-ch52, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 43    |
| Mean    | 58.86 |
| Std Dev | 9.38  |



# B0L001S, U13-ch52, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch52, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 3     |
| Mean    | 7.333 |
| Std Dev | 10.37 |

# B0L001S, U13-ch53, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 29    |
| Std Dev | 6.524 |

**Gaus mean : 30.5730**

**Gaus Width: 4.6722**



# B0L001S, U13-ch53, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 38.11 |
| Std Dev | 3.852 |

**Gaus mean : 38.0845**

**Gaus Width: 4.3294**



# B0L001S, U13-ch53, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 44.18 |
| Std Dev | 3.486 |

**Gaus mean : 45.4218**

**Gaus Width: 3.7422**

Entry



# B0L001S, U13-ch53, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |      |
|---------|------|
| Entries | 79   |
| Mean    | 52.2 |
| Std Dev | 3.27 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch53, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 36    |
| Mean    | 58    |
| Std Dev | 2.404 |




# B0L001S, U13-ch53, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 38    |
| Mean    | 59.16 |
| Std Dev | 9.904 |



# B0L001S, U13-ch53, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch53, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch54, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 27.8  |
| Std Dev | 6.788 |

**Gaus mean : 29.5258**

**Gaus Width: 3.5516**



# B0L001S, U13-ch54, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 35.55 |
| Std Dev | 3.354 |

**Gaus mean : 35.9683**

**Gaus Width: 2.9394**



# B0L001S, U13-ch54, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 42.15 |
| Std Dev | 3.079 |

**Gaus mean : 42.3921**

**Gaus Width: 3.2071**




# B0L001S, U13-ch54, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 49.66 |
| Std Dev | 3.791 |



# B0L001S, U13-ch54, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch54, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 59.92 |
| Std Dev | 2.474 |



# B0L001S, U13-ch54, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch54, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch55, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 99    |
| Mean    | 33.45 |
| Std Dev | 3.846 |

**Gaus mean : 33.9766**


**Gaus Width: 3.4144**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch55, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 41.2  |
| Std Dev | 3.534 |

**Gaus mean : 42.2850**  
**Gaus Width: 3.6156**



# B0L001S, U13-ch55, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 47.42 |
| Std Dev | 3.314 |

**Gaus mean : 47.7631**

**Gaus Width: 4.0661**




# B0L001S, U13-ch55, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 54.59 |
| Std Dev | 4.093 |



# B0L001S, U13-ch55, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 39    |
| Mean    | 58.54 |
| Std Dev | 2.8   |

ampl




# B0L001S, U13-ch55, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 18    |
| Mean    | 57.94 |
| Std Dev | 14.18 |



# B0L001S, U13-ch55, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch55, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch56, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 30.77 |
| Std Dev | 4.936 |

**Gaus mean : 31.6042**

**Gaus Width: 3.5243**




# B0L001S, U13-ch56, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 37.45 |
| Std Dev | 4.065 |

**Gaus mean : 38.7935**  
**Gaus Width: 4.0169**



# B0L001S, U13-ch56, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 44.63 |
| Std Dev | 3.091 |

**Gaus mean : 44.8508**

**Gaus Width: 3.7548**



# B0L001S, U13-ch56, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 51.78 |
| Std Dev | 3.967 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch56, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 57.62 |
| Std Dev | 2.566 |




# B0L001S, U13-ch56, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 59.08 |
| Std Dev | 10.1  |



# B0L001S, U13-ch56, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch56, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch57, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 30.17 |
| Std Dev | 3.297 |

**Gaus mean : 30.6744**

**Gaus Width: 3.6569**

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20

30

40

50

60

70

# B0L001S, U13-ch57, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 36.47 |
| Std Dev | 3.539 |

**Gaus mean : 36.8062**

**Gaus Width: 3.7124**



# B0L001S, U13-ch57, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 42.72 |
| Std Dev | 3.595 |

**Gaus mean : 42.9994**

**Gaus Width: 3.9257**




# B0L001S, U13-ch57, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 49.74 |
| Std Dev | 3.488 |



# B0L001S, U13-ch57, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch57, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

7

6

5

4

3

2

1

0

Entries

41

Mean

58.98

Std Dev

9.509

0

0

10

20

30


40

50

60

70

ampl



# B0L001S, U13-ch57, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 63 |
| Std Dev | 0  |

ampl



# B0L001S, U13-ch57, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch58, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 28.23 |
| Std Dev | 4.777 |

**Gaus mean : 29.0710**

**Gaus Width: 3.2557**



# B0L001S, U13-ch58, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 35.49 |
| Std Dev | 3.039 |

**Gaus mean : 35.9936**

**Gaus Width: 3.3513**



# B0L001S, U13-ch58, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 42.91 |
| Std Dev | 3.509 |

**Gaus mean : 42.9744**


**Gaus Width: 3.3282**



# B0L001S, U13-ch58, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 48.66 |
| Std Dev | 3.105 |

# B0L001S, U13-ch58, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 55.56 |
| Std Dev | 2.872 |



# B0L001S, U13-ch58, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

7

6

5

4

3

2

1

0

Entries 47

Mean 58.11

Std Dev 8.947

ampl

0

10

20

30

40

50

60

70

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307


308

309

# B0L001S, U13-ch58, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch58, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 3     |
| Mean    | 7     |
| Std Dev | 9.899 |

# B0L001S, U13-ch59, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 31.42 |
| Std Dev | 5.129 |

**Gaus mean : 32.6051**

**Gaus Width: 3.8506**



# B0L001S, U13-ch59, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 89    |
| Mean    | 39.22 |
| Std Dev | 3.923 |

**Gaus mean : 39.3939**

**Gaus Width: 3.9348**



# B0L001S, U13-ch59, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 39    |
| Mean    | 46.05 |
| Std Dev | 3.162 |

**Gaus mean : 45.8363**

**Gaus Width: 2.3916**




# B0L001S, U13-ch59, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 51.65 |
| Std Dev | 4.014 |




# B0L001S, U13-ch59, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 57.2  |
| Std Dev | 3.463 |




# B0L001S, U13-ch59, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 24    |
| Mean    | 58.21 |
| Std Dev | 12.28 |



# B0L001S, U13-ch59, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch59, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch60, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 31.8  |
| Std Dev | 4.892 |

**Gaus mean : 32.6513**

**Gaus Width: 3.2432**



# B0L001S, U13-ch60, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 38.7  |
| Std Dev | 3.089 |

**Gaus mean : 39.4893**

**Gaus Width: 3.5643**



# B0L001S, U13-ch60, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 43.69 |
| Std Dev | 2.96  |

**Gaus mean : 44.0196**

**Gaus Width: 3.5474**



# B0L001S, U13-ch60, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 90    |
| Mean    | 51.52 |
| Std Dev | 3.81  |

Entry

10

8

6

4

2

0

0

10

20


30

40

50


60

ampl



# B0L001S, U13-ch60, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch60, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 29    |
| Mean    | 59.14 |
| Std Dev | 11.31 |



# B0L001S, U13-ch60, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch60, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch61, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 30.12 |
| Std Dev | 6.229 |

**Gaus mean : 31.0841**

**Gaus Width: 4.1672**




# B0L001S, U13-ch61, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 37.78 |
| Std Dev | 3.387 |

**Gaus mean : 38.1757**  
**Gaus Width: 3.7309**



# B0L001S, U13-ch61, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 44.09 |
| Std Dev | 3.184 |

**Gaus mean : 44.8685**

**Gaus Width: 3.7762**



# B0L001S, U13-ch61, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 51.23 |
| Std Dev | 3.113 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch61, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 57.37 |
| Std Dev | 3.025 |




# B0L001S, U13-ch61, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.53 |
| Std Dev | 11.06 |



# B0L001S, U13-ch61, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch61, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch62, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 88    |
| Mean    | 29.89 |
| Std Dev | 5.851 |

**Gaus mean : 30.8436**

**Gaus Width: 4.2678**



# B0L001S, U13-ch62, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 45    |
| Mean    | 36.44 |
| Std Dev | 2.864 |

**Gaus mean : 37.1730**

**Gaus Width: 3.3164**



# B0L001S, U13-ch62, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 43.2  |
| Std Dev | 3.438 |

**Gaus mean : 43.4030**

**Gaus Width: 3.6795**




# B0L001S, U13-ch62, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 49.89 |
| Std Dev | 3.839 |



# B0L001S, U13-ch62, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch62, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 60.1  |
| Std Dev | 2.447 |



# B0L001S, U13-ch62, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch62, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch63, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 30.05 |
| Std Dev | 4.837 |

**Gaus mean : 31.1855**

**Gaus Width: 2.8033**




# B0L001S, U13-ch63, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 37.19 |
| Std Dev | 3.498 |

**Gaus mean : 37.7147**  
**Gaus Width: 3.1605**



# B0L001S, U13-ch63, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 44.9  |
| Std Dev | 3.801 |

**Gaus mean : 45.1472**

**Gaus Width: 3.5882**




# B0L001S, U13-ch63, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 51.71 |
| Std Dev | 3.311 |



# B0L001S, U13-ch63, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

10

Entries 74

Mean 58.32

Std Dev 3.005

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B0L001S, U13-ch63, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch63, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch63, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch64, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 31.03 |
| Std Dev | 5.131 |

**Gaus mean : 32.0600**

**Gaus Width: 4.0687**



# B0L001S, U13-ch64, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 37.09 |
| Std Dev | 3.498 |

**Gaus mean : 37.2337**

**Gaus Width: 3.6209**



# B0L001S, U13-ch64, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 89    |
| Mean    | 44.61 |
| Std Dev | 3.806 |

**Gaus mean : 44.9085**

**Gaus Width: 3.6264**




# B0L001S, U13-ch64, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 51.87 |
| Std Dev | 3.509 |



# B0L001S, U13-ch64, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 57.19 |
| Std Dev | 2.872 |

ampl




# B0L001S, U13-ch64, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 43    |
| Mean    | 58.79 |
| Std Dev | 9.446 |



# B0L001S, U13-ch64, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch64, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch65, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 30.4  |
| Std Dev | 6.408 |

**Gaus mean : 31.5014**

**Gaus Width: 3.3840**



# B0L001S, U13-ch65, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 38.72 |
| Std Dev | 3.672 |

**Gaus mean : 39.0969**

**Gaus Width: 3.6608**

Entry



# B0L001S, U13-ch65, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 44.84 |
| Std Dev | 3.77  |

**Gaus mean : 44.8479**

**Gaus Width: 4.2195**




# B0L001S, U13-ch65, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 50.7  |
| Std Dev | 3.415 |




# B0L001S, U13-ch65, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 56.14 |
| Std Dev | 8.069 |



# B0L001S, U13-ch65, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch65, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch65, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch66, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 29.34 |
| Std Dev | 6.565 |

**Gaus mean : 31.8651**

**Gaus Width: 4.1622**



# B0L001S, U13-ch66, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 36.85 |
| Std Dev | 3.541 |

**Gaus mean : 37.4063**

**Gaus Width: 3.7538**



# B0L001S, U13-ch66, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 44.05 |
| Std Dev | 3.408 |

**Gaus mean : 44.6748**


**Gaus Width: 3.7384**



# B0L001S, U13-ch66, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 51.52 |
| Std Dev | 3.762 |




# B0L001S, U13-ch66, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 38    |
| Mean    | 57.32 |
| Std Dev | 2.607 |



# B0L001S, U13-ch66, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch66, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch66, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch67, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 91    |
| Mean    | 30.79 |
| Std Dev | 5.975 |

**Gaus mean : 32.0721**

**Gaus Width: 4.1301**



# B0L001S, U13-ch67, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 39.17 |
| Std Dev | 3.307 |

**Gaus mean : 39.6293**

**Gaus Width: 3.5094**



# B0L001S, U13-ch67, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 45.67 |
| Std Dev | 3.322 |

**Gaus mean : 46.2940**

**Gaus Width: 4.0021**




# B0L001S, U13-ch67, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 52.22 |
| Std Dev | 3.184 |




# B0L001S, U13-ch67, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 57.57 |
| Std Dev | 2.83  |



# B0L001S, U13-ch67, adc5


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 31    |
| Mean    | 59.03 |
| Std Dev | 10.91 |

ampl



# B0L001S, U13-ch67, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch67, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch68, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 31.49 |
| Std Dev | 3.946 |

**Gaus mean : 31.9564**

**Gaus Width: 4.4011**




# B0L001S, U13-ch68, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 38.95 |
| Std Dev | 3.873 |

**Gaus mean : 39.6987**

**Gaus Width: 3.4172**



# B0L001S, U13-ch68, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 45.32 |
| Std Dev | 2.896 |

**Gaus mean : 46.4380**

**Gaus Width: 3.3113**



# B0L001S, U13-ch68, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 52.51 |
| Std Dev | 3.206 |

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B0L001S, U13-ch68, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 56.58 |
| Std Dev | 8.921 |




# B0L001S, U13-ch68, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 33    |
| Mean    | 60.42 |
| Std Dev | 2.323 |



# B0L001S, U13-ch68, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch68, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch69, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 30.86 |
| Std Dev | 5.22  |

**Gaus mean : 31.6850**

**Gaus Width: 3.7594**




# B0L001S, U13-ch69, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 38.42 |
| Std Dev | 3.934 |

**Gaus mean : 38.3028**  
**Gaus Width: 4.5730**



# B0L001S, U13-ch69, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 44.64 |
| Std Dev | 3.712 |

**Gaus mean : 45.5490**

**Gaus Width: 3.6561**




# B0L001S, U13-ch69, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 51.38 |
| Std Dev | 3.441 |




# B0L001S, U13-ch69, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 58.09 |
| Std Dev | 2.868 |



# B0L001S, U13-ch69, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch69, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch69, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 24 |
| Std Dev | 0  |

ampl

0 10 20 30 40 50 60 70

# B0L001S, U13-ch70, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 31.6  |
| Std Dev | 3.523 |

**Gaus mean : 31.7564**

**Gaus Width: 3.7283**



# B0L001S, U13-ch70, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 38.18 |
| Std Dev | 3.425 |

**Gaus mean : 39.1420**

**Gaus Width: 3.2493**



# B0L001S, U13-ch70, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 44.97 |
| Std Dev | 3.02  |

**Gaus mean : 45.3788**

**Gaus Width: 3.4069**




# B0L001S, U13-ch70, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 51.5  |
| Std Dev | 3.464 |




# B0L001S, U13-ch70, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 55.68 |
| Std Dev | 7.855 |




# B0L001S, U13-ch70, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 35    |
| Mean    | 60.83 |
| Std Dev | 1.905 |



# B0L001S, U13-ch70, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch70, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch71, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 93    |
| Mean    | 29.78 |
| Std Dev | 5.796 |

**Gaus mean : 31.1343**

**Gaus Width: 3.9882**

Entry




# B0L001S, U13-ch71, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 38.53 |
| Std Dev | 2.894 |

**Gaus mean : 38.9953**

**Gaus Width: 3.8135**



# B0L001S, U13-ch71, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 44.45 |
| Std Dev | 3.462 |

**Gaus mean : 45.5597**

**Gaus Width: 3.5743**




# B0L001S, U13-ch71, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 50.36 |
| Std Dev | 3.399 |




# B0L001S, U13-ch71, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 56.88 |
| Std Dev | 2.946 |




# B0L001S, U13-ch71, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 59.02 |
| Std Dev | 9.46  |



# B0L001S, U13-ch71, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch71, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch72, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 29.78 |
| Std Dev | 4.864 |

**Gaus mean : 30.7969**

**Gaus Width: 4.1815**




# B0L001S, U13-ch72, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 36.86 |
| Std Dev | 3.26  |

**Gaus mean : 37.4529**  
**Gaus Width: 3.5019**



# B0L001S, U13-ch72, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 43.45 |
| Std Dev | 3.265 |

**Gaus mean : 44.2085**

**Gaus Width: 3.6420**



# B0L001S, U13-ch72, adc3


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 88    |
| Mean    | 51.86 |
| Std Dev | 3.865 |

Entry

10  
8  
6  
4  
2  
0

ampl




# B0L001S, U13-ch72, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 45    |
| Mean    | 57.87 |
| Std Dev | 2.794 |




# B0L001S, U13-ch72, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 28    |
| Mean    | 60.71 |
| Std Dev | 2.05  |



# B0L001S, U13-ch72, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch72, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 21 |
| Std Dev | 0  |

ampl

# B0L001S, U13-ch73, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 30.95 |
| Std Dev | 3.285 |

**Gaus mean : 32.4942**

**Gaus Width: 3.8704**




# B0L001S, U13-ch73, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 37.52 |
| Std Dev | 3.254 |

**Gaus mean : 38.2813**  
**Gaus Width: 2.8763**



# B0L001S, U13-ch73, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.81 |
| Std Dev | 3.082 |

**Gaus mean : 45.1081**

**Gaus Width: 3.1604**



# B0L001S, U13-ch73, adc3


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 51.03 |
| Std Dev | 3.148 |

Entry

10  
8  
6  
4  
2  
0

ampl




# B0L001S, U13-ch73, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 57.38 |
| Std Dev | 7.743 |




# B0L001S, U13-ch73, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 25    |
| Mean    | 60.28 |
| Std Dev | 2.676 |



# B0L001S, U13-ch73, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch73, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch74, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 29.67 |
| Std Dev | 5.035 |

**Gaus mean : 30.3026**

**Gaus Width: 3.8720**



# B0L001S, U13-ch74, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 37.28 |
| Std Dev | 3.395 |

**Gaus mean : 37.1858**

**Gaus Width: 3.8358**



# B0L001S, U13-ch74, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 43.84 |
| Std Dev | 3.194 |

**Gaus mean : 44.3222**

**Gaus Width: 2.9575**




# B0L001S, U13-ch74, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 51.46 |
| Std Dev | 3.841 |




# B0L001S, U13-ch74, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 57.38 |
| Std Dev | 3.219 |




# B0L001S, U13-ch74, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 36    |
| Mean    | 58.28 |
| Std Dev | 10.19 |



# B0L001S, U13-ch74, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch74, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch75, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 80    |
| Mean    | 30.81 |
| Std Dev | 4.812 |

**Gaus mean : 32.4724**

**Gaus Width: 4.0676**

Entry




# B0L001S, U13-ch75, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 38.07 |
| Std Dev | 3.34  |

**Gaus mean : 40.1525**

**Gaus Width: 4.3925**



# B0L001S, U13-ch75, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 44.64 |
| Std Dev | 3.413 |

**Gaus mean : 46.1084**

**Gaus Width: 4.1121**

Entry




# B0L001S, U13-ch75, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 50.9  |
| Std Dev | 3.678 |


Entry



# B0L001S, U13-ch75, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch75, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 27    |
| Mean    | 58.67 |
| Std Dev | 11.64 |



# B0L001S, U13-ch75, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |        |
|---------|--------|
| Entries | 3      |
| Mean    | 62.33  |
| Std Dev | 0.4714 |

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch75, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch76, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |      |
|---------|------|
| Entries | 65   |
| Mean    | 29.8 |
| Std Dev | 6.22 |

**Gaus mean : 31.4537**

**Gaus Width: 3.2571**



# B0L001S, U13-ch76, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 36.7  |
| Std Dev | 2.663 |

**Gaus mean : 37.0497**

**Gaus Width: 3.3184**



# B0L001S, U13-ch76, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 42.85 |
| Std Dev | 3.681 |

**Gaus mean : 43.3871**


**Gaus Width: 3.4558**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch76, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 50.72 |
| Std Dev | 3.21  |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch76, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 57.14 |
| Std Dev | 3.037 |




# B0L001S, U13-ch76, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 36    |
| Mean    | 60.19 |
| Std Dev | 2.295 |



# B0L001S, U13-ch76, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch76, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch77, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 30.18 |
| Std Dev | 2.861 |

**Gaus mean : 30.4403**

**Gaus Width: 2.7352**



# B0L001S, U13-ch77, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 37.98 |
| Std Dev | 3.836 |

**Gaus mean : 38.0720**


**Gaus Width: 3.2802**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch77, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.51 |
| Std Dev | 3.551 |

**Gaus mean : 45.2386**

**Gaus Width: 3.7597**




# B0L001S, U13-ch77, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 51.07 |
| Std Dev | 3.504 |




# B0L001S, U13-ch77, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 55.82 |
| Std Dev | 7.591 |



# B0L001S, U13-ch77, adc5


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 29    |
| Mean    | 60.97 |
| Std Dev | 2.042 |

ampl



# B0L001S, U13-ch77, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |        |
|---------|--------|
| Entries | 4      |
| Mean    | 62     |
| Std Dev | 0.7071 |

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch77, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch78, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 31.55 |
| Std Dev | 6.443 |

**Gaus mean : 33.1271**

**Gaus Width: 3.7030**



# B0L001S, U13-ch78, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 38.26 |
| Std Dev | 3.148 |

**Gaus mean : 37.5945**

**Gaus Width: 3.8341**




# B0L001S, U13-ch78, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 44.04 |
| Std Dev | 3.335 |


**Gaus mean : 44.6150**  
**Gaus Width: 3.8520**



# B0L001S, U13-ch78, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 51.8  |
| Std Dev | 3.774 |




# B0L001S, U13-ch78, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 56.43 |
| Std Dev | 8.252 |



# B0L001S, U13-ch78, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch78, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch78, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch79, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 86    |
| Mean    | 30.22 |
| Std Dev | 3.998 |

**Gaus mean : 30.2055**

**Gaus Width: 4.5893**

Entry



# B0L001S, U13-ch79, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 36.68 |
| Std Dev | 3.459 |

**Gaus mean : 37.8359**

**Gaus Width: 3.7904**



# B0L001S, U13-ch79, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 43.48 |
| Std Dev | 3.163 |

**Gaus mean : 43.3770**

**Gaus Width: 4.0023**




# B0L001S, U13-ch79, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 50.34 |
| Std Dev | 3.564 |




# B0L001S, U13-ch79, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 56.84 |
| Std Dev | 3.127 |




# B0L001S, U13-ch79, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 58.62 |
| Std Dev | 10.02 |



# B0L001S, U13-ch79, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |       |
|---------|-------|
| Entries | 6     |
| Mean    | 61.33 |
| Std Dev | 1.106 |

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch79, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 10 |
| Std Dev | 10 |

# B0L001S, U13-ch80, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 31.14 |
| Std Dev | 5.158 |

**Gaus mean : 32.6137**

**Gaus Width: 3.2816**




# B0L001S, U13-ch80, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 37.4  |
| Std Dev | 3.339 |

**Gaus mean : 38.2037**  
**Gaus Width: 3.6751**



# B0L001S, U13-ch80, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 43.91 |
| Std Dev | 3.795 |

**Gaus mean : 44.1119**


**Gaus Width: 3.9490**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch80, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 50.2  |
| Std Dev | 3.355 |



# B0L001S, U13-ch80, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch80, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 60.62 |
| Std Dev | 2.21  |



# B0L001S, U13-ch80, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch80, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch81, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 31.69 |
| Std Dev | 3.522 |

**Gaus mean : 32.2048**

**Gaus Width: 3.3571**




# B0L001S, U13-ch81, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 37.93 |
| Std Dev | 3.899 |

**Gaus mean : 38.0231**  
**Gaus Width: 3.8944**



# B0L001S, U13-ch81, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 45.32 |
| Std Dev | 3.294 |

**Gaus mean : 45.8458**


**Gaus Width: 3.3270**



# B0L001S, U13-ch81, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 51.43 |
| Std Dev | 3.147 |

# B0L001S, U13-ch81, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 57.72 |
| Std Dev | 3.072 |




# B0L001S, U13-ch81, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 26    |
| Mean    | 58.65 |
| Std Dev | 11.86 |



# B0L001S, U13-ch81, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch81, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch82, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 31.15 |
| Std Dev | 3.483 |

**Gaus mean : 31.2920**


**Gaus Width: 4.0199**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch82, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 38.66 |
| Std Dev | 3.549 |

**Gaus mean : 39.3280**

**Gaus Width: 3.1167**



# B0L001S, U13-ch82, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 45.05 |
| Std Dev | 3.397 |

**Gaus mean : 45.0843**

**Gaus Width: 4.0295**




# B0L001S, U13-ch82, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 50.95 |
| Std Dev | 3.033 |




# B0L001S, U13-ch82, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 56.9  |
| Std Dev | 3.351 |




# B0L001S, U13-ch82, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 29    |
| Mean    | 60.72 |
| Std Dev | 1.928 |



# B0L001S, U13-ch82, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch82, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch83, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 29.36 |
| Std Dev | 5.621 |

**Gaus mean : 30.2514**

**Gaus Width: 4.3486**



# B0L001S, U13-ch83, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 35.14 |
| Std Dev | 3.682 |

**Gaus mean : 35.5131**

**Gaus Width: 4.0070**



# B0L001S, U13-ch83, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 43.02 |
| Std Dev | 3.439 |

**Gaus mean : 43.5553**

**Gaus Width: 3.5135**




# B0L001S, U13-ch83, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 51.22 |
| Std Dev | 3.384 |



# B0L001S, U13-ch83, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch83, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 31    |
| Mean    | 60.84 |
| Std Dev | 1.868 |



# B0L001S, U13-ch83, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch83, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch84, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 30.67 |
| Std Dev | 7.632 |

**Gaus mean : 32.7291**  
**Gaus Width: 3.9827**




# B0L001S, U13-ch84, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 38.06 |
| Std Dev | 4.199 |

**Gaus mean : 38.1886**  
**Gaus Width: 4.4422**



# B0L001S, U13-ch84, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 44.77 |
| Std Dev | 3.252 |

**Gaus mean : 46.1724**


**Gaus Width: 3.4983**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch84, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 51.95 |
| Std Dev | 3.435 |




# B0L001S, U13-ch84, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 57.08 |
| Std Dev | 3.2   |




# B0L001S, U13-ch84, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 59.03 |
| Std Dev | 10.06 |



# B0L001S, U13-ch84, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 63 |
| Std Dev | 0  |



# B0L001S, U13-ch84, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch85, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 29.36 |
| Std Dev | 5.3   |

**Gaus mean : 30.6766**

**Gaus Width: 4.0504**



# B0L001S, U13-ch85, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 98    |
| Mean    | 37.97 |
| Std Dev | 4.229 |

**Gaus mean : 38.0235**

**Gaus Width: 4.2203**

Entry



# B0L001S, U13-ch85, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 45.4  |
| Std Dev | 3.539 |

**Gaus mean : 45.7704**


**Gaus Width: 4.0629**



# B0L001S, U13-ch85, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch85, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 57.76 |
| Std Dev | 2.95  |




# B0L001S, U13-ch85, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.7  |
| Std Dev | 11.12 |



# B0L001S, U13-ch85, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch85, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch86, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 31.25 |
| Std Dev | 5.334 |

**Gaus mean : 32.5604**

**Gaus Width: 2.9899**




# B0L001S, U13-ch86, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 37.63 |
| Std Dev | 3.632 |

**Gaus mean : 38.5921**

**Gaus Width: 3.6752**



# B0L001S, U13-ch86, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 44.14 |
| Std Dev | 3.712 |

**Gaus mean : 44.6291**

**Gaus Width: 3.8783**




# B0L001S, U13-ch86, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 51.01 |
| Std Dev | 3.623 |



# B0L001S, U13-ch86, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1




# B0L001S, U13-ch86, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 34    |
| Mean    | 58.76 |
| Std Dev | 10.44 |



# B0L001S, U13-ch86, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch86, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch87, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 29.3  |
| Std Dev | 6.094 |

**Gaus mean : 30.4922**

**Gaus Width: 3.2335**



# B0L001S, U13-ch87, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 36.64 |
| Std Dev | 4.36  |

**Gaus mean : 37.1009**

**Gaus Width: 4.5587**



# B0L001S, U13-ch87, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 43.24 |
| Std Dev | 3.666 |

**Gaus mean : 43.8209**

**Gaus Width: 4.0093**




# B0L001S, U13-ch87, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 51.09 |
| Std Dev | 3.091 |




# B0L001S, U13-ch87, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 56.25 |
| Std Dev | 3.1   |




# B0L001S, U13-ch87, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 43    |
| Mean    | 59.09 |
| Std Dev | 9.361 |



# B0L001S, U13-ch87, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch87, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch88, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 29.74 |
| Std Dev | 4.708 |

**Gaus mean : 30.4318**

**Gaus Width: 2.8460**




# B0L001S, U13-ch88, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 37.11 |
| Std Dev | 3.018 |

**Gaus mean : 37.6040**

**Gaus Width: 3.3634**



# B0L001S, U13-ch88, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 44.54 |
| Std Dev | 3.76  |

**Gaus mean : 44.6013**

**Gaus Width: 4.0918**




# B0L001S, U13-ch88, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 50.38 |
| Std Dev | 3.183 |



# B0L001S, U13-ch88, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 56.33 |
| Std Dev | 2.706 |




# B0L001S, U13-ch88, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 44    |
| Mean    | 59.02 |
| Std Dev | 9.287 |



# B0L001S, U13-ch88, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch88, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch89, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 29.93 |
| Std Dev | 7.196 |

**Gaus mean : 30.8056**

**Gaus Width: 2.3426**



# B0L001S, U13-ch89, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 38.21 |
| Std Dev | 3.409 |

**Gaus mean : 38.3409**

**Gaus Width: 3.6993**



# B0L001S, U13-ch89, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 44.88 |
| Std Dev | 3.547 |

**Gaus mean : 45.3199**

**Gaus Width: 3.9070**




# B0L001S, U13-ch89, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 51.93 |
| Std Dev | 3.62  |




# B0L001S, U13-ch89, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 58.15 |
| Std Dev | 2.92  |




# B0L001S, U13-ch89, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 22    |
| Mean    | 58.32 |
| Std Dev | 12.84 |



# B0L001S, U13-ch89, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch89, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch90, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 29.55 |
| Std Dev | 3.439 |

**Gaus mean : 30.1400**

**Gaus Width: 3.6294**




# B0L001S, U13-ch90, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 36.59 |
| Std Dev | 3.331 |

**Gaus mean : 36.8413**  
**Gaus Width: 3.0013**



# B0L001S, U13-ch90, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 43.27 |
| Std Dev | 3.138 |

**Gaus mean : 44.1650**

**Gaus Width: 3.0162**




# B0L001S, U13-ch90, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 49.48 |
| Std Dev | 3.231 |




# B0L001S, U13-ch90, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 56    |
| Std Dev | 3.312 |



# B0L001S, U13-ch90, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

7

6

5

4

3

2

1

0

0

10

20

30

40

50

60

70

ampl

|         |       |
|---------|-------|
| Entries | 41    |
| Mean    | 58.39 |
| Std Dev | 9.504 |

0

1

2

3

4

5

6


7

# B0L001S, U13-ch90, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 6     |
| Mean    | 62.33 |
| Std Dev | 1.491 |





# B0L001S, U13-ch90, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch91, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 81    |
| Mean    | 31.16 |
| Std Dev | 8.72  |

**Gaus mean : 34.1096**

**Gaus Width: 3.5662**



# B0L001S, U13-ch91, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 40.52 |
| Std Dev | 3.567 |

**Gaus mean : 41.1416**

**Gaus Width: 3.7252**



# B0L001S, U13-ch91, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 46.44 |
| Std Dev | 3.482 |

**Gaus mean : 46.6520**

**Gaus Width: 3.9146**




# B0L001S, U13-ch91, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 53.43 |
| Std Dev | 3.378 |




# B0L001S, U13-ch91, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 57.98 |
| Std Dev | 8.31  |




# B0L001S, U13-ch91, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 13    |
| Mean    | 61.38 |
| Std Dev | 1.273 |



# B0L001S, U13-ch91, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch91, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch92, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 29.88 |
| Std Dev | 3.533 |

**Gaus mean : 30.6239**

**Gaus Width: 3.1540**



# B0L001S, U13-ch92, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 37.26 |
| Std Dev | 3.863 |

**Gaus mean : 37.9288**

**Gaus Width: 3.8986**



# B0L001S, U13-ch92, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 43.47 |
| Std Dev | 3.645 |

**Gaus mean : 43.3007**

**Gaus Width: 3.2135**




# B0L001S, U13-ch92, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 49.68 |
| Std Dev | 3.039 |




# B0L001S, U13-ch92, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 55.78 |
| Std Dev | 3.476 |




# B0L001S, U13-ch92, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 58.76 |
| Std Dev | 9.504 |



# B0L001S, U13-ch92, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch92, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch93, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 31.05 |
| Std Dev | 3.382 |

**Gaus mean : 31.3747**

**Gaus Width: 4.2862**



# B0L001S, U13-ch93, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 37.76 |
| Std Dev | 3.312 |

**Gaus mean : 38.2772**

**Gaus Width: 3.4124**



# B0L001S, U13-ch93, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 44.95 |
| Std Dev | 3.653 |

**Gaus mean : 45.4415**

**Gaus Width: 3.4281**

Entry




# B0L001S, U13-ch93, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 50.79 |
| Std Dev | 3.473 |



# B0L001S, U13-ch93, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 57.34 |
| Std Dev | 3.264 |




# B0L001S, U13-ch93, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 27    |
| Mean    | 58.67 |
| Std Dev | 11.62 |



# B0L001S, U13-ch93, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch93, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch94, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 28.06 |
| Std Dev | 7.704 |

**Gaus mean : 30.1021**

**Gaus Width: 4.9760**



# B0L001S, U13-ch94, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 36.09 |
| Std Dev | 3.805 |

**Gaus mean : 36.3915**

**Gaus Width: 3.8837**



# B0L001S, U13-ch94, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 42.42 |
| Std Dev | 3.161 |

**Gaus mean : 43.5042**

**Gaus Width: 3.3137**




# B0L001S, U13-ch94, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 48.36 |
| Std Dev | 3.328 |



# B0L001S, U13-ch94, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch94, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch94, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch94, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch95, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 30.46 |
| Std Dev | 6.197 |

**Gaus mean : 32.0304**

**Gaus Width: 3.3659**



# B0L001S, U13-ch95, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 38.45 |
| Std Dev | 3.452 |

**Gaus mean : 38.8313**

**Gaus Width: 4.0679**



# B0L001S, U13-ch95, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 45.88 |
| Std Dev | 3.642 |

**Gaus mean : 47.0499**


**Gaus Width: 3.4039**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70




# B0L001S, U13-ch95, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 52.88 |
| Std Dev | 3.792 |




# B0L001S, U13-ch95, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 56.98 |
| Std Dev | 7.839 |




# B0L001S, U13-ch95, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 16    |
| Mean    | 61.56 |
| Std Dev | 1.619 |



# B0L001S, U13-ch95, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch95, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch96, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 29.92 |
| Std Dev | 6.09  |

**Gaus mean : 31.0232**

**Gaus Width: 3.6447**




# B0L001S, U13-ch96, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 38.12 |
| Std Dev | 3.502 |

**Gaus mean : 38.3120**  
**Gaus Width: 3.4067**



# B0L001S, U13-ch96, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.04 |
| Std Dev | 3.861 |

**Gaus mean : 44.3509**

**Gaus Width: 3.8382**




# B0L001S, U13-ch96, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 50.6  |
| Std Dev | 3.283 |



# B0L001S, U13-ch96, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


Entry



# B0L001S, U13-ch96, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch96, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch96, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch97, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 32.42 |
| Std Dev | 3.153 |

**Gaus mean : 32.9594**

**Gaus Width: 3.1694**



# B0L001S, U13-ch97, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 38.88 |
| Std Dev | 3.516 |

**Gaus mean : 39.7329**

**Gaus Width: 3.8608**



# B0L001S, U13-ch97, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 45.59 |
| Std Dev | 3.953 |

Gaus mean : 46.2605


Gaus Width: 4.0749



# B0L001S, U13-ch97, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 52.5  |
| Std Dev | 3.323 |

# B0L001S, U13-ch97, adc4


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

9  
8  
7  
6  
5  
4  
3  
2  
1  
0

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 58.86 |
| Std Dev | 2.653 |


ampl



# B0L001S, U13-ch97, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch97, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch97, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 22 |
| Std Dev | 0  |

ampl

# B0L001S, U13-ch98, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 28.84 |
| Std Dev | 4.72  |

**Gaus mean : 29.5402**


**Gaus Width: 3.3812**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch98, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 37.5  |
| Std Dev | 3.193 |

**Gaus mean : 37.7774**

**Gaus Width: 3.5175**

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

# B0L001S, U13-ch98, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 43.67 |
| Std Dev | 3.673 |

**Gaus mean : 44.0016**

**Gaus Width: 4.3472**




# B0L001S, U13-ch98, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 50.25 |
| Std Dev | 3.749 |



# B0L001S, U13-ch98, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 56.74 |
| Std Dev | 2.734 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B0L001S, U13-ch98, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 37    |
| Mean    | 58.92 |
| Std Dev | 10.04 |

# B0L001S, U13-ch98, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch98, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch99, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 100   |
| Mean    | 32.63 |
| Std Dev | 5.1   |

**Gaus mean : 33.8575**

**Gaus Width: 4.0259**




# B0L001S, U13-ch99, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 40.61 |
| Std Dev | 3.081 |

**Gaus mean : 41.2893**  
**Gaus Width: 3.1680**



# B0L001S, U13-ch99, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 47.24 |
| Std Dev | 3.685 |


**Gaus mean : 48.1480**

**Gaus Width: 4.1010**



# B0L001S, U13-ch99, adc3


calib\_packv5\_042523\_0143.root, FC#9, port A1



# B0L001S, U13-ch99, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch99, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 14    |
| Mean    | 61.36 |
| Std Dev | 1.836 |



# B0L001S, U13-ch99, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch99, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 3     |
| Mean    | 8     |
| Std Dev | 11.31 |

# B0L001S, U13-ch100, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 29.82 |
| Std Dev | 5.102 |

**Gaus mean : 30.1269**

**Gaus Width: 5.4065**



# B0L001S, U13-ch100, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 36.41 |
| Std Dev | 3.459 |

**Gaus mean : 37.1242**

**Gaus Width: 3.6703**



# B0L001S, U13-ch100, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 42.95 |
| Std Dev | 3.515 |

**Gaus mean : 42.7864**

**Gaus Width: 4.4969**




# B0L001S, U13-ch100, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 49.68 |
| Std Dev | 3.206 |




# B0L001S, U13-ch100, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 48    |
| Mean    | 55.58 |
| Std Dev | 2.684 |




# B0L001S, U13-ch100, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 47    |
| Mean    | 58.81 |
| Std Dev | 8.967 |



# B0L001S, U13-ch100, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 9     |
| Mean    | 61.11 |
| Std Dev | 1.663 |



# B0L001S, U13-ch100, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch101, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 31.33 |
| Std Dev | 4.832 |

**Gaus mean : 32.3371**

**Gaus Width: 3.1689**



# B0L001S, U13-ch101, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 38.81 |
| Std Dev | 3.067 |

**Gaus mean : 38.8115**

**Gaus Width: 3.1625**



# B0L001S, U13-ch101, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 44.99 |
| Std Dev | 3.614 |

**Gaus mean : 45.6895**

**Gaus Width: 3.5655**




# B0L001S, U13-ch101, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 52.09 |
| Std Dev | 4.066 |




# B0L001S, U13-ch101, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 42    |
| Mean    | 57.24 |
| Std Dev | 2.715 |




# B0L001S, U13-ch101, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 35    |
| Mean    | 59.09 |
| Std Dev | 10.32 |



# B0L001S, U13-ch101, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch101, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch102, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 30.62 |
| Std Dev | 3.352 |

**Gaus mean : 30.6869**


**Gaus Width: 3.4762**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch102, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 49    |
| Mean    | 37.22 |
| Std Dev | 2.765 |

**Gaus mean : 37.1432**

**Gaus Width: 2.8967**



# B0L001S, U13-ch102, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 42.88 |
| Std Dev | 3.388 |

**Gaus mean : 43.5142**

**Gaus Width: 3.2854**

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B0L001S, U13-ch102, adc3


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 50.04 |
| Std Dev | 3.295 |

Entry

10  
8  
6  
4  
2  
0

ampl




# B0L001S, U13-ch102, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 43    |
| Mean    | 56.98 |
| Std Dev | 3.253 |




# B0L001S, U13-ch102, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 59.46 |
| Std Dev | 2.851 |



# B0L001S, U13-ch102, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch102, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch103, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 30.18 |
| Std Dev | 7.32  |

**Gaus mean : 31.8936**

**Gaus Width: 3.4984**



# B0L001S, U13-ch103, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 37.76 |
| Std Dev | 3.754 |

**Gaus mean : 38.7269**

**Gaus Width: 4.8181**



# B0L001S, U13-ch103, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 45.03 |
| Std Dev | 3.835 |

**Gaus mean : 44.9732**

**Gaus Width: 3.9541**




# B0L001S, U13-ch103, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 52.37 |
| Std Dev | 3.552 |




# B0L001S, U13-ch103, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 57.96 |
| Std Dev | 3.409 |




# B0L001S, U13-ch103, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 26    |
| Mean    | 58.15 |
| Std Dev | 11.77 |



# B0L001S, U13-ch103, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch103, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch104, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 29.67 |
| Std Dev | 5.095 |

**Gaus mean : 30.9417**

**Gaus Width: 3.1644**



# B0L001S, U13-ch104, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 35.49 |
| Std Dev | 5.6   |

**Gaus mean : 36.6550**

**Gaus Width: 4.2069**



# B0L001S, U13-ch104, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 43.8  |
| Std Dev | 3.044 |

**Gaus mean : 44.3517**

**Gaus Width: 3.1391**




# B0L001S, U13-ch104, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 49.76 |
| Std Dev | 3.762 |




# B0L001S, U13-ch104, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 55.36 |
| Std Dev | 8.118 |




# B0L001S, U13-ch104, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |      |
|---------|------|
| Entries | 37   |
| Mean    | 60   |
| Std Dev | 2.46 |



# B0L001S, U13-ch104, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch104, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch105, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 30.51 |
| Std Dev | 4.839 |

**Gaus mean : 31.4631**

**Gaus Width: 3.8098**

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20


30

40

50

60

70




# B0L001S, U13-ch105, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 38.78 |
| Std Dev | 3.56  |

**Gaus mean : 39.3751**  
**Gaus Width: 3.6409**



# B0L001S, U13-ch105, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 44.75 |
| Std Dev | 3.413 |

**Gaus mean : 45.1511**

**Gaus Width: 3.9524**




# B0L001S, U13-ch105, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 50.8  |
| Std Dev | 3.759 |



# B0L001S, U13-ch105, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 57.52 |
| Std Dev | 2.947 |

# B0L001S, U13-ch105, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 25    |
| Mean    | 59.12 |
| Std Dev | 12.19 |



# B0L001S, U13-ch105, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch105, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch106, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 30.91 |
| Std Dev | 6.504 |

**Gaus mean : 32.0639**

**Gaus Width: 3.4241**



# B0L001S, U13-ch106, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 38.73 |
| Std Dev | 3.636 |

**Gaus mean : 39.2015**

**Gaus Width: 3.8237**



# B0L001S, U13-ch106, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 47    |
| Mean    | 45.7  |
| Std Dev | 2.873 |

**Gaus mean : 45.9755**

**Gaus Width: 2.6200**




# B0L001S, U13-ch106, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 51.57 |
| Std Dev | 3.675 |



# B0L001S, U13-ch106, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 57.45 |
| Std Dev | 3.216 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch106, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 26    |
| Mean    | 58.69 |
| Std Dev | 11.95 |



# B0L001S, U13-ch106, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch106, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch107, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 84    |
| Mean    | 30.49 |
| Std Dev | 5.979 |

**Gaus mean : 31.2492**

**Gaus Width: 3.6185**



# B0L001S, U13-ch107, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 38.57 |
| Std Dev | 3.353 |

**Gaus mean : 39.1925**

**Gaus Width: 3.1938**



# B0L001S, U13-ch107, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 44.73 |
| Std Dev | 4.076 |

**Gaus mean : 45.1915**

**Gaus Width: 4.2996**




# B0L001S, U13-ch107, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 51.53 |
| Std Dev | 3.541 |



# B0L001S, U13-ch107, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 57.23 |
| Std Dev | 3.195 |

# B0L001S, U13-ch107, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |      |
|---------|------|
| Entries | 29   |
| Mean    | 58.9 |
| Std Dev | 11.3 |



# B0L001S, U13-ch107, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch107, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch108, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 30.48 |
| Std Dev | 5.15  |

**Gaus mean : 31.2605**

**Gaus Width: 2.8828**



# B0L001S, U13-ch108, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 37.36 |
| Std Dev | 3.53  |

**Gaus mean : 37.6708**

**Gaus Width: 3.4763**



# B0L001S, U13-ch108, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 44.23 |
| Std Dev | 3.449 |

**Gaus mean : 44.4049**

**Gaus Width: 3.5085**




# B0L001S, U13-ch108, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 50.84 |
| Std Dev | 4.097 |



# B0L001S, U13-ch108, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch108, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 32    |
| Mean    | 58.66 |
| Std Dev | 10.83 |



# B0L001S, U13-ch108, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch108, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch109, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 29.95 |
| Std Dev | 5.206 |

**Gaus mean : 30.7103**

**Gaus Width: 3.4961**



# B0L001S, U13-ch109, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 37.1  |
| Std Dev | 3.498 |

**Gaus mean : 36.7343**

**Gaus Width: 3.3243**



# B0L001S, U13-ch109, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 43.87 |
| Std Dev | 3.385 |

**Gaus mean : 44.3190**

**Gaus Width: 3.5217**




# B0L001S, U13-ch109, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 51.22 |
| Std Dev | 3.659 |



# B0L001S, U13-ch109, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 41    |
| Mean    | 56.51 |
| Std Dev | 3.085 |

# B0L001S, U13-ch109, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 45    |
| Mean    | 59    |
| Std Dev | 9.148 |



# B0L001S, U13-ch109, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch109, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch110, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 30.88 |
| Std Dev | 3.556 |

**Gaus mean : 31.1714**

**Gaus Width: 4.0939**



# B0L001S, U13-ch110, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 37.4  |
| Std Dev | 3.403 |

**Gaus mean : 37.9209**

**Gaus Width: 3.6481**



# B0L001S, U13-ch110, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 44    |
| Std Dev | 3.103 |

**Gaus mean : 44.7673**

**Gaus Width: 3.5625**




# B0L001S, U13-ch110, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 50.27 |
| Std Dev | 3.932 |



# B0L001S, U13-ch110, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

7

6

5

4

3

2

1

0

Entries 56

Mean 55.91

Std Dev 3.214

ampl

0

10

20

30

40

50

60


70

# B0L001S, U13-ch110, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 41    |
| Mean    | 59.05 |
| Std Dev | 9.589 |



# B0L001S, U13-ch110, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |        |
|---------|--------|
| Entries | 3      |
| Mean    | 61.67  |
| Std Dev | 0.4714 |

ampl


0 10 20 30 40 50 60 70



# B0L001S, U13-ch110, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 4     |
| Mean    | 5.5   |
| Std Dev | 9.526 |

# B0L001S, U13-ch111, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 30.31 |
| Std Dev | 6.381 |

**Gaus mean : 30.9410**

**Gaus Width: 4.1483**



# B0L001S, U13-ch111, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 37.55 |
| Std Dev | 3.599 |

**Gaus mean : 38.1744**

**Gaus Width: 4.1165**



# B0L001S, U13-ch111, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 45.2  |
| Std Dev | 3.365 |

**Gaus mean : 45.8429**

**Gaus Width: 3.6507**




# B0L001S, U13-ch111, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 52.06 |
| Std Dev | 3.749 |




# B0L001S, U13-ch111, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 57.23 |
| Std Dev | 3.196 |




# B0L001S, U13-ch111, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.97 |
| Std Dev | 11.14 |



# B0L001S, U13-ch111, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch111, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch112, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 76    |
| Mean    | 29.54 |
| Std Dev | 6.344 |

**Gaus mean : 31.0274**

**Gaus Width: 4.0130**

Entry



# B0L001S, U13-ch112, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 37.28 |
| Std Dev | 3.443 |

**Gaus mean : 37.7362**

**Gaus Width: 4.0521**



# B0L001S, U13-ch112, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 44.02 |
| Std Dev | 3.269 |

**Gaus mean : 44.5396**

**Gaus Width: 3.3884**




# B0L001S, U13-ch112, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 50.81 |
| Std Dev | 3.956 |




# B0L001S, U13-ch112, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 56.86 |
| Std Dev | 3.4   |




# B0L001S, U13-ch112, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 58.88 |
| Std Dev | 9.711 |



# B0L001S, U13-ch112, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch112, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch113, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 33.29 |
| Std Dev | 5.14  |

**Gaus mean : 33.9758**

**Gaus Width: 3.4808**



# B0L001S, U13-ch113, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 39.67 |
| Std Dev | 3.784 |

**Gaus mean : 39.9735**

**Gaus Width: 3.6855**



# B0L001S, U13-ch113, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 46.03 |
| Std Dev | 3.286 |

**Gaus mean : 46.8609**

**Gaus Width: 3.5382**




# B0L001S, U13-ch113, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 53.03 |
| Std Dev | 3.534 |




# B0L001S, U13-ch113, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 50    |
| Mean    | 58.74 |
| Std Dev | 2.504 |




# B0L001S, U13-ch113, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 19    |
| Mean    | 58.58 |
| Std Dev | 13.86 |



# B0L001S, U13-ch113, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L001S, U13-ch113, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch114, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 29.03 |
| Std Dev | 6.1   |

**Gaus mean : 30.8577**

**Gaus Width: 4.1025**



# B0L001S, U13-ch114, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 83    |
| Mean    | 37.51 |
| Std Dev | 5.641 |

**Gaus mean : 38.4553**


**Gaus Width: 3.5299**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch114, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 53    |
| Mean    | 44.91 |
| Std Dev | 3.557 |

**Gaus mean : 46.1102**

**Gaus Width: 4.0908**




# B0L001S, U13-ch114, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 78    |
| Mean    | 50.83 |
| Std Dev | 4.271 |



# B0L001S, U13-ch114, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch114, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 46    |
| Mean    | 58.98 |
| Std Dev | 9.128 |



# B0L001S, U13-ch114, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch114, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch115, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 31.23 |
| Std Dev | 3.606 |

**Gaus mean : 31.5369**

**Gaus Width: 4.1401**



# B0L001S, U13-ch115, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 71    |
| Mean    | 38.11 |
| Std Dev | 3.807 |

**Gaus mean : 39.1500**

**Gaus Width: 3.3668**



# B0L001S, U13-ch115, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 45.05 |
| Std Dev | 3.148 |

Gaus mean : 44.9918

Gaus Width: 3.0749




# B0L001S, U13-ch115, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 51.34 |
| Std Dev | 3.366 |


Entry



# B0L001S, U13-ch115, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 56.84 |
| Std Dev | 3.215 |

# B0L001S, U13-ch115, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 59.07 |
| Std Dev | 11.1  |



# B0L001S, U13-ch115, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 63 |
| Std Dev | 0  |

ampl



# B0L001S, U13-ch115, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch116, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 56    |
| Mean    | 31.04 |
| Std Dev | 3.84  |

**Gaus mean : 30.5903**

**Gaus Width: 3.6421**



# B0L001S, U13-ch116, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 87    |
| Mean    | 36.82 |
| Std Dev | 4.073 |

**Gaus mean : 37.6468**

**Gaus Width: 4.5496**



# B0L001S, U13-ch116, adc2

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 44.82 |
| Std Dev | 3.603 |

7

6

5

4

3

2

1

0

Gaus mean : 45.4074

Gaus Width: 3.6457

0

10

20

30

40

50

60

ampl


0 10 20 30 40 50 60 70

# B0L001S, U13-ch116, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |      |
|---------|------|
| Entries | 69   |
| Mean    | 50.9 |
| Std Dev | 3.75 |




# B0L001S, U13-ch116, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 44    |
| Mean    | 56.55 |
| Std Dev | 2.965 |




# B0L001S, U13-ch116, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 43    |
| Mean    | 58.79 |
| Std Dev | 9.395 |



# B0L001S, U13-ch116, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch116, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch117, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 28.99 |
| Std Dev | 3.705 |

**Gaus mean : 29.2587**

**Gaus Width: 4.3081**



# B0L001S, U13-ch117, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 37.09 |
| Std Dev | 3.818 |

**Gaus mean : 37.3565**

**Gaus Width: 4.1210**



# B0L001S, U13-ch117, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 43.27 |
| Std Dev | 3.374 |

**Gaus mean : 43.6307**


**Gaus Width: 3.8794**



# B0L001S, U13-ch117, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




# B0L001S, U13-ch117, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 55.44 |
| Std Dev | 2.992 |




# B0L001S, U13-ch117, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 58.88 |
| Std Dev | 8.59  |



# B0L001S, U13-ch117, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |      |
|---------|------|
| Entries | 4    |
| Mean    | 62.5 |
| Std Dev | 0.5  |

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch117, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch118, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 30.42 |
| Std Dev | 3.538 |

**Gaus mean : 31.1615**

**Gaus Width: 3.5416**



# B0L001S, U13-ch118, adc1

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 74    |
| Mean    | 37.54 |
| Std Dev | 3.87  |

**Gaus mean : 37.9438**


**Gaus Width: 4.1354**

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B0L001S, U13-ch118, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 43.49 |
| Std Dev | 3.88  |

**Gaus mean : 43.4404**

**Gaus Width: 4.5430**




# B0L001S, U13-ch118, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 50.18 |
| Std Dev | 3.639 |




# B0L001S, U13-ch118, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 55.93 |
| Std Dev | 3.567 |



# B0L001S, U13-ch118, adc5


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

8  
7  
6  
5  
4  
3  
2  
1  
0

|         |      |
|---------|------|
| Entries | 45   |
| Mean    | 58.6 |
| Std Dev | 9.1  |


ampl



# B0L001S, U13-ch118, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch118, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch119, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 30.9  |
| Std Dev | 3.927 |

**Gaus mean : 31.3971**

**Gaus Width: 4.4079**



# B0L001S, U13-ch119, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 37.5  |
| Std Dev | 3.248 |

**Gaus mean : 38.8225**

**Gaus Width: 4.2346**



# B0L001S, U13-ch119, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 44.33 |
| Std Dev | 3.659 |

**Gaus mean : 44.6206**

**Gaus Width: 3.7424**




# B0L001S, U13-ch119, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 51.6  |
| Std Dev | 2.758 |



# B0L001S, U13-ch119, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1


|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 56.84 |
| Std Dev | 8.002 |

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B0L001S, U13-ch119, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 26    |
| Mean    | 60.96 |
| Std Dev | 1.829 |



# B0L001S, U13-ch119, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch119, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |


# B0L001S, U13-ch120, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 28.94 |
| Std Dev | 6.554 |

**Gaus mean : 30.5851**  
**Gaus Width: 3.0220**



# B0L001S, U13-ch120, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 35.4  |
| Std Dev | 3.908 |

**Gaus mean : 35.6142**

**Gaus Width: 2.7424**



# B0L001S, U13-ch120, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 85    |
| Mean    | 42.59 |
| Std Dev | 3.866 |

**Gaus mean : 43.2890**

**Gaus Width: 5.1232**




# B0L001S, U13-ch120, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 49.02 |
| Std Dev | 3.171 |




# B0L001S, U13-ch120, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 66    |
| Mean    | 55.94 |
| Std Dev | 3.388 |




# B0L001S, U13-ch120, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 58.2  |
| Std Dev | 9.644 |



# B0L001S, U13-ch120, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch120, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch121, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 31.23 |
| Std Dev | 5.234 |

**Gaus mean : 32.2027**

**Gaus Width: 4.2953**



# B0L001S, U13-ch121, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 54    |
| Mean    | 38.06 |
| Std Dev | 3.535 |

**Gaus mean : 38.5114**

**Gaus Width: 3.5546**



# B0L001S, U13-ch121, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 87    |
| Mean    | 45.46 |
| Std Dev | 3.865 |

**Gaus mean : 45.6259**

**Gaus Width: 4.2993**




# B0L001S, U13-ch121, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 52.82 |
| Std Dev | 3.294 |




# B0L001S, U13-ch121, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 47    |
| Mean    | 57.45 |
| Std Dev | 3.357 |




# B0L001S, U13-ch121, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 58.93 |
| Std Dev | 11.07 |



# B0L001S, U13-ch121, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |    |
|---------|----|
| Entries | 2  |
| Mean    | 63 |
| Std Dev | 0  |

ampl



# B0L001S, U13-ch121, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch122, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 30.63 |
| Std Dev | 3.622 |

**Gaus mean : 31.1525**

**Gaus Width: 3.6801**

Entry



# B0L001S, U13-ch122, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 58    |
| Mean    | 38.41 |
| Std Dev | 3.157 |

**Gaus mean : 38.8800**

**Gaus Width: 2.9157**



# B0L001S, U13-ch122, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 79    |
| Mean    | 44.52 |
| Std Dev | 3.751 |

**Gaus mean : 45.3572**

**Gaus Width: 4.2317**




# B0L001S, U13-ch122, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 55    |
| Mean    | 51.15 |
| Std Dev | 2.812 |



# B0L001S, U13-ch122, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 57.59 |
| Std Dev | 2.931 |




# B0L001S, U13-ch122, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 28    |
| Mean    | 58.54 |
| Std Dev | 11.46 |



# B0L001S, U13-ch122, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch122, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch123, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 29.72 |
| Std Dev | 5.482 |

**Gaus mean : 30.9960**

**Gaus Width: 5.2010**



# B0L001S, U13-ch123, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 37.49 |
| Std Dev | 3.841 |

**Gaus mean : 37.7342**

**Gaus Width: 3.5521**



# B0L001S, U13-ch123, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 57    |
| Mean    | 44.47 |
| Std Dev | 3.662 |

**Gaus mean : 44.6086**

**Gaus Width: 4.0164**




# B0L001S, U13-ch123, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 70    |
| Mean    | 50.24 |
| Std Dev | 3.647 |




# B0L001S, U13-ch123, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 56.05 |
| Std Dev | 7.672 |




# B0L001S, U13-ch123, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 30    |
| Mean    | 61    |
| Std Dev | 1.826 |



# B0L001S, U13-ch123, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 3  |
| Mean    | 63 |
| Std Dev | 0  |



# B0L001S, U13-ch123, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch124, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 29.21 |
| Std Dev | 7.169 |

**Gaus mean : 30.6576**


**Gaus Width: 3.6921**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch124, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 63    |
| Mean    | 36.62 |
| Std Dev | 3.658 |

**Gaus mean : 36.9453**

**Gaus Width: 3.8958**



# B0L001S, U13-ch124, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 82    |
| Mean    | 43.8  |
| Std Dev | 3.634 |

**Gaus mean : 45.3269**

**Gaus Width: 4.0840**




# B0L001S, U13-ch124, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 65    |
| Mean    | 51.98 |
| Std Dev | 3.994 |




# B0L001S, U13-ch124, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 59    |
| Mean    | 56.68 |
| Std Dev | 3.022 |




# B0L001S, U13-ch124, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 28    |
| Mean    | 59    |
| Std Dev | 11.46 |



# B0L001S, U13-ch124, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

|         |        |
|---------|--------|
| Entries | 3      |
| Mean    | 62.33  |
| Std Dev | 0.4714 |

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch124, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch125, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 51    |
| Mean    | 30.02 |
| Std Dev | 5.479 |

**Gaus mean : 31.5353**

**Gaus Width: 3.4523**



# B0L001S, U13-ch125, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 67    |
| Mean    | 37.46 |
| Std Dev | 3.555 |

**Gaus mean : 37.3840**

**Gaus Width: 3.4193**



# B0L001S, U13-ch125, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 43.9  |
| Std Dev | 3.227 |

**Gaus mean : 44.2382**

**Gaus Width: 3.4715**




# B0L001S, U13-ch125, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 64    |
| Mean    | 50.34 |
| Std Dev | 3.763 |




# B0L001S, U13-ch125, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 68    |
| Mean    | 56.06 |
| Std Dev | 7.518 |



# B0L001S, U13-ch125, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



# B0L001S, U13-ch125, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry





# B0L001S, U13-ch125, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch126, adc0


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 77    |
| Mean    | 29.65 |
| Std Dev | 6.314 |

**Gaus mean : 30.3758**

**Gaus Width: 3.7283**



# B0L001S, U13-ch126, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 72    |
| Mean    | 37.26 |
| Std Dev | 3.5   |

**Gaus mean : 37.4439**

**Gaus Width: 3.7280**



# B0L001S, U13-ch126, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 61    |
| Mean    | 43.97 |
| Std Dev | 3.234 |

**Gaus mean : 44.4616**

**Gaus Width: 3.3857**




# B0L001S, U13-ch126, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 73    |
| Mean    | 51.05 |
| Std Dev | 3.546 |




# B0L001S, U13-ch126, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 60    |
| Mean    | 57.3  |
| Std Dev | 3.388 |




# B0L001S, U13-ch126, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 29    |
| Mean    | 58.52 |
| Std Dev | 11.25 |



# B0L001S, U13-ch126, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry






# B0L001S, U13-ch126, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |       |
|---------|-------|
| Entries | 3     |
| Mean    | 6.667 |
| Std Dev | 9.428 |

# B0L001S, U13-ch127, adc0

calib\_packv5\_042523\_0143.root, FC#9, port A1

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 30.01 |
| Std Dev | 4.144 |

**Gaus mean : 30.4870**


**Gaus Width: 4.4227**

Entry

10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B0L001S, U13-ch127, adc1


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 75    |
| Mean    | 37.21 |
| Std Dev | 3.678 |

**Gaus mean : 37.5536**

**Gaus Width: 4.3808**



# B0L001S, U13-ch127, adc2


calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 69    |
| Mean    | 44.99 |
| Std Dev | 3.541 |

**Gaus mean : 45.1037**

**Gaus Width: 3.7344**




# B0L001S, U13-ch127, adc3

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry


|         |       |
|---------|-------|
| Entries | 62    |
| Mean    | 50.85 |
| Std Dev | 3.578 |



# B0L001S, U13-ch127, adc4

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry




|         |       |
|---------|-------|
| Entries | 52    |
| Mean    | 56.98 |
| Std Dev | 3.225 |

# B0L001S, U13-ch127, adc5

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry

|         |       |
|---------|-------|
| Entries | 40    |
| Mean    | 58.92 |
| Std Dev | 9.668 |



# B0L001S, U13-ch127, adc6

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 61 |
| Std Dev | 0  |



# B0L001S, U13-ch127, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L001S, U13-ch127, adc7

calib\_packv5\_042523\_0143.root, FC#9, port A1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |