

B1L001S, U6-ch0

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch1

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch2

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch3

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch4

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch5

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch6

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch7

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch8

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch9

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch10

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch11

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch12

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch13

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch14

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch15

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch16

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch17

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch18

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch19

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch20

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch21

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch22

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch23

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch24

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch25

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch26

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch27

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch28

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch29

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch30

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch31

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch32

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch33

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch34

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch35

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch36

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch37

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch38

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch39

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch40

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch41

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch42

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch43

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch44

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch45

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch46

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch47

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch48

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch49

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch50

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch51

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch52

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch53

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch54

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch55

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch56

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch57

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch58

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch59

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch60

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch61

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U6-ch62

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch63

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch64

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch65

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch66

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch67

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch68

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch69

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch70

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch71

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch72

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch73

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch74

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch75

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U6-ch76

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch77

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch78

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch79

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch80

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch81

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch82

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch83

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch84

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch85

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch86

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch87

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch88

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch89

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch90

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch91

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch92

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch93

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch94

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch95

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch96

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch97

calib_packv5_042523_0143.root, FC#2, port C2

Entry



B1L001S, U6-ch98

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch99

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch100

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch101

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch102

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch103

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch104

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch105

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch106

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch107

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch108

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch109

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch110

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch111

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch112

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch113

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch114

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch115

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch116

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch117

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

B1L001S, U6-ch118

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch119

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch120

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch121

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

B1L001S, U6-ch122

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch123

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

B1L001S, U6-ch124

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch125

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

B1L001S, U6-ch126

calib_packv5_042523_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

B1L001S, U6-ch127

calib_packv5_042523_0143.root, FC#2, port C2


Entry



B1L001S, U6-ch127

calib_packv5_042523_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0