
B1L101S, U24-ch0, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 30.49
Std Dev 3.735
Gaus mean : 31.2773
Gaus Width: 3.8710
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 36.52
Std Dev 5.794
Gaus mean : 37.8146
Gaus Width: 4.4044
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 44.24
Std Dev 3.978
Gaus mean : 44.4657
Gaus Width: 3.7936
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 50.02
Std Dev 3.584
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 56.04
Std Dev 3.518
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch0, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 34
Mean 58.47
Std Dev 10.49
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch0, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 30.61
Std Dev 3.108
Gaus mean : 30.8679
Gaus Width: 3.8590
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 38.32
Std Dev 3.458
Gaus mean : 38.4081
Gaus Width: 3.9366
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 44.85
Std Dev 3.544
Gaus mean : 46.1076
Gaus Width: 4.4345
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 51.23
Std Dev 3.266
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 56.58
Std Dev 2.973
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 34
Mean 59.12
Std Dev 10.45
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.5
Std Dev 1.658
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch1, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7.667
Std Dev 10.84
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 31.2
Std Dev 3.393
Gaus mean : 31.6125
Gaus Width: 3.9693
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 38.4
Std Dev 3.092
Gaus mean : 39.2871
Gaus Width: 3.7824
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 43.91
Std Dev 3.874
Gaus mean : 44.3505
Gaus Width: 3.8238
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 51.23
Std Dev 3.741
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 57.66
Std Dev 2.522
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 59.14
Std Dev 10.28
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch2, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch2, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 28.33
Std Dev 26.11
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 30.57
Std Dev 3.382
Gaus mean : 31.0208
Gaus Width: 4.2074
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 37.9
Std Dev 3.003
Gaus mean : 38.3731
Gaus Width: 3.1221
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 45.29
Std Dev 3.149
Gaus mean : 45.6178
Gaus Width: 3.1763
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch3, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 51.88
Std Dev 3.334
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 57.05
Std Dev 3.147
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 38
Mean 59.11
Std Dev 9.896
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 61.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch3, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch4, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 29.7
Std Dev 5.922
Gaus mean : 31.0505
Gaus Width: 3.9421
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 37.15
Std Dev 3.558
Gaus mean : 36.7663
Gaus Width: 3.4833
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 43.62
Std Dev 3.475
Gaus mean : 44.6400
Gaus Width: 3.9706
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 50.5
Std Dev 3.519
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 56.53
Std Dev 3.363
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 60.33
Std Dev 2.507
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 49.4
Std Dev 24.73
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch4, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch5, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 32.2
Std Dev 5.177
Gaus mean : 33.0998
Gaus Width: 3.8595
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch5, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 39.14
Std Dev 3.247
Gaus mean : 39.2628
Gaus Width: 3.5062
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch5, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 45.33
Std Dev 3.566
Gaus mean : 45.5588
Gaus Width: 3.6462
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch5, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 53.01
Std Dev 3.3
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch5, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 58.55
Std Dev 2.536
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch5, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 27
Mean 58.63
Std Dev 11.79
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch5, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch5, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch6, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 30.72
Std Dev 3.643
Gaus mean : 31.1400
Gaus Width: 4.3062
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 38.12
Std Dev 3.472
Gaus mean : 38.6928
Gaus Width: 3.3243
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 44.51
Std Dev 2.894
Gaus mean : 44.8947
Gaus Width: 2.9070
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 51
Std Dev 3.865
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 56.62
Std Dev 2.962
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 58.65
Std Dev 8.864
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch6, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch7, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 30.44
Std Dev 3.822
Gaus mean : 31.1905
Gaus Width: 4.0772
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 37.67
Std Dev 3.229
Gaus mean : 37.8560
Gaus Width: 3.5322
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 44.02
Std Dev 3.201
Gaus mean : 44.0967
Gaus Width: 2.6916
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 50.61
Std Dev 3.495
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 57.81
Std Dev 3.064
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 39
Mean 58.51
Std Dev 9.795
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch7, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch7, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 30.62
Std Dev 6.171
Gaus mean : 31.6072
Gaus Width: 4.3400
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 38.57
Std Dev 3.703
Gaus mean : 39.0580
Gaus Width: 4.0179
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 45.79
Std Dev 3.364
Gaus mean : 46.4376
Gaus Width: 3.1129
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 51.9
Std Dev 2.902
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 46
Mean 57.63
Std Dev 3.039
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 39
Mean 59.03
Std Dev 9.791
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch8, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch8, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch9, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 85
Mean 29.69
Std Dev 4.911
Gaus mean : 30.3835
Gaus Width: 3.9230
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 37.49
Std Dev 3.312
Gaus mean : 38.0369
Gaus Width: 3.1662
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 43.94
Std Dev 3.297
Gaus mean : 44.8537
Gaus Width: 3.5977
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 51.19
Std Dev 3.464
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch9, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 56.15
Std Dev 8.622
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 36
Mean 60.47
Std Dev 2.267
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch9, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch10, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 31.18
Std Dev 6.27
Gaus mean : 31.8729
Gaus Width: 4.5604
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 37.65
Std Dev 3.706
Gaus mean : 37.9524
Gaus Width: 3.4972
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 45.26
Std Dev 3.226
Gaus mean : 45.7038
Gaus Width: 3.5002
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 51.22
Std Dev 3.935
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 56.12
Std Dev 3.312
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 46
Mean 58.91
Std Dev 9.062
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch10, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch10, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch11, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 30.91
Std Dev 5.416
Gaus mean : 31.1202
Gaus Width: 3.8546
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch11, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 91
Mean 38.91
Std Dev 4.007
Gaus mean : 39.4528
Gaus Width: 4.8464
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch11, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 46.23
Std Dev 3.413
Gaus mean : 47.1671
Gaus Width: 4.3178
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch11, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 52.34
Std Dev 3.062
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch11, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 57.46
Std Dev 3.088
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch11, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 23
Mean 58.78
Std Dev 12.63
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch11, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch11, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch12, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 30.2
Std Dev 3.483
Gaus mean : 30.5711
Gaus Width: 3.8175
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 36.8
Std Dev 3.729
Gaus mean : 36.8308
Gaus Width: 3.9844
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 44.05
Std Dev 3.884
Gaus mean : 45.2042
Gaus Width: 4.8030
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 50.98
Std Dev 3.646
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 55.96
Std Dev 3.174
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 59.31
Std Dev 9.463
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L101S, U24-ch12, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch13, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 29.42
Std Dev 3.221
Gaus mean : 30.3815
Gaus Width: 3.5070
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch13, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 35.59
Std Dev 3.46
Gaus mean : 36.1086
Gaus Width: 3.3118
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch13, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 86
Mean 43.81
Std Dev 3.179
Gaus mean : 44.8263
Gaus Width: 3.5261
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch13, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 51.62
Std Dev 3.1
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch13, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 57.57
Std Dev 3.045
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch13, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 23
Mean 60.91
Std Dev 1.932
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch13, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch13, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 20
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch14, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 30.73
Std Dev 3.23
Gaus mean : 32.0764
Gaus Width: 4.2428
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 37.16
Std Dev 3.384
Gaus mean : 38.2492
Gaus Width: 4.0752
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 43.99
Std Dev 3.545
Gaus mean : 44.4448
Gaus Width: 4.0956
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 51.09
Std Dev 3.25
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 57.32
Std Dev 3.174
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.7
Std Dev 11.11
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 60.5
Std Dev 2.598
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch14, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 31.5
Std Dev 3.752
Gaus mean : 31.3716
Gaus Width: 3.4320
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 37.21
Std Dev 3.474
Gaus mean : 37.9337
Gaus Width: 3.3661
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 44.52
Std Dev 3.642
Gaus mean : 45.1223
Gaus Width: 3.7272
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 52.03
Std Dev 3.42
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 57.8
Std Dev 2.828
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 59
Std Dev 11.07
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch15, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch15, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch16, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 30.44
Std Dev 5.158
Gaus mean : 31.4630
Gaus Width: 4.2489
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch16, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 37.1
Std Dev 3.824
Gaus mean : 37.2443
Gaus Width: 4.0568
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch16, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 43.59
Std Dev 3.467
Gaus mean : 44.3345
Gaus Width: 3.4184
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch16, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 50.97
Std Dev 3.725
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch16, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 41
Mean 56.51
Std Dev 2.39
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch16, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 60.68
Std Dev 2.13
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch16, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch16, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch17, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 30.04
Std Dev 7.162
Gaus mean : 31.7693
Gaus Width: 3.9435
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 37.58
Std Dev 3.429
Gaus mean : 38.3475
Gaus Width: 3.8329
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 45.21
Std Dev 3.581
Gaus mean : 45.8111
Gaus Width: 3.6687
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 51.45
Std Dev 3.104
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 56.94
Std Dev 7.095
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 13
Mean 61.46
Std Dev 1.278
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch17, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch17, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7
Std Dev 9.899
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 30.27
Std Dev 6.025
Gaus mean : 31.6678
Gaus Width: 3.5587
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 38.16
Std Dev 3.56
Gaus mean : 38.7600
Gaus Width: 3.3494
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 44.51
Std Dev 3.734
Gaus mean : 45.2085
Gaus Width: 4.3672
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 51.07
Std Dev 3.568
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 57.91
Std Dev 2.732
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 27
Mean 58.93
Std Dev 11.65
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch18, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 62
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch18, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch19, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 29.24
Std Dev 4.891
Gaus mean : 30.3651
Gaus Width: 4.3303
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 36.29
Std Dev 3.261
Gaus mean : 36.8890
Gaus Width: 2.9499
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 43.77
Std Dev 3.587
Gaus mean : 43.9631
Gaus Width: 3.8902
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch19, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 50.77
Std Dev 3.481
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 56.8
Std Dev 2.881
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 59.29
Std Dev 10.33
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch19, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch20, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 30.94
Std Dev 3.492
Gaus mean : 31.0297
Gaus Width: 3.5025
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 36.63
Std Dev 6.008
Gaus mean : 38.4722
Gaus Width: 4.1992
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 43.95
Std Dev 3.663
Gaus mean : 44.3210
Gaus Width: 4.0476
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 50.92
Std Dev 3.327
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 56.35
Std Dev 2.888
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 58.86
Std Dev 8.899
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch20, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch20, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch21, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 30.96
Std Dev 3.234
Gaus mean : 31.5476
Gaus Width: 4.4329
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch21, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 36.55
Std Dev 3.107
Gaus mean : 36.6639
Gaus Width: 3.3767
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch21, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 91
Mean 43.14
Std Dev 3.729
Gaus mean : 43.6171
Gaus Width: 3.9015
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch21, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 50.57
Std Dev 2.934
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch21, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 55.56
Std Dev 3.404
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch21, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 59.3
Std Dev 9.315
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch21, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch21, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 25
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch22, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 29.53
Std Dev 4.967
Gaus mean : 30.4777
Gaus Width: 2.9423
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 36.29
Std Dev 3.467
Gaus mean : 36.4723
Gaus Width: 2.9321
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 43.25
Std Dev 3.672
Gaus mean : 43.6661
Gaus Width: 3.9675
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 91
Mean 50.58
Std Dev 4.183
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 57.02
Std Dev 2.858
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 59.27
Std Dev 10.04
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch22, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch22, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch23, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 31.16
Std Dev 3.091
Gaus mean : 31.3041
Gaus Width: 3.2669
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 38.96
Std Dev 3.217
Gaus mean : 39.1359
Gaus Width: 3.1960
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 44.96
Std Dev 3.162
Gaus mean : 45.2373
Gaus Width: 2.9501
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 51.34
Std Dev 3.515
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 56.91
Std Dev 3.292
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 58.79
Std Dev 11.27
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 62
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch23, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch24, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 29.78
Std Dev 3.312
Gaus mean : 30.4149
Gaus Width: 3.6488
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 36.44
Std Dev 3.444
Gaus mean : 36.4294
Gaus Width: 3.5527
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 43.09
Std Dev 2.983
Gaus mean : 43.5636
Gaus Width: 2.9502
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 49.72
Std Dev 2.904
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 55.67
Std Dev 2.976
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 58.6
Std Dev 9.442
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 8
Mean 61.88
Std Dev 1.536
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch24, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7.667
Std Dev 10.84
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 31.26
Std Dev 3.739
Gaus mean : 31.3911
Gaus Width: 3.9435
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 38.68
Std Dev 3.357
Gaus mean : 39.1740
Gaus Width: 3.4936
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 46.35
Std Dev 3.317
Gaus mean : 46.5638
Gaus Width: 3.4237
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 52.12
Std Dev 2.551
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 58.02
Std Dev 2.677
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 25
Mean 61.36
Std Dev 1.196
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch25, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch25, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch26, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 32.85
Std Dev 2.694
Gaus mean : 33.3052
Gaus Width: 3.0108
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 37.3
Std Dev 3.228
Gaus mean : 37.8486
Gaus Width: 3.0829
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 43.95
Std Dev 3.346
Gaus mean : 43.8645
Gaus Width: 3.1077
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 51.52
Std Dev 3.326
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch26, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 57.34
Std Dev 2.916
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 27
Mean 58.81
Std Dev 11.71
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch26, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch27, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 28.94
Std Dev 5.214
Gaus mean : 29.5548
Gaus Width: 4.5700
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 36.55
Std Dev 3.396
Gaus mean : 37.4453
Gaus Width: 3.5465
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 43.65
Std Dev 3.424
Gaus mean : 44.0123
Gaus Width: 3.9586
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 50.76
Std Dev 3.285
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 55.69
Std Dev 7.904
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch27, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 32
Mean 60.69
Std Dev 1.793
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch27, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch28, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 28.68
Std Dev 4.905
Gaus mean : 29.7740
Gaus Width: 3.8061
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 35.68
Std Dev 5.367
Gaus mean : 36.7750
Gaus Width: 3.4906
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 42.87
Std Dev 3.38
Gaus mean : 43.3550
Gaus Width: 3.8618
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 49.46
Std Dev 3.715
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 41
Mean 55.98
Std Dev 2.727
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 58.69
Std Dev 8.459
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.5
Std Dev 1.658
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch28, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch29, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 29.86
Std Dev 4.885
Gaus mean : 30.6916
Gaus Width: 4.3215
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 37.83
Std Dev 3.418
Gaus mean : 37.9293
Gaus Width: 3.8021
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 44.03
Std Dev 3.43
Gaus mean : 44.4012
Gaus Width: 4.0698
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 50.49
Std Dev 3.265
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 55.93
Std Dev 3.453
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 40
Mean 59.02
Std Dev 9.697
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch29, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch30, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 29.93
Std Dev 3.15
Gaus mean : 30.3739
Gaus Width: 3.6642
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 36.67
Std Dev 3.354
Gaus mean : 37.4206
Gaus Width: 3.7695
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 43.91
Std Dev 3.629
Gaus mean : 44.3027
Gaus Width: 3.7988
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 50.12
Std Dev 3.422
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 56.95
Std Dev 3.438
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 32
Mean 58.09
Std Dev 10.67
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 61.67
Std Dev 0.7454
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch30, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7
Std Dev 9.899
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 30.24
Std Dev 3.787
Gaus mean : 30.7448
Gaus Width: 3.8218
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 37.44
Std Dev 3.555
Gaus mean : 37.9799
Gaus Width: 4.4339
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 43.61
Std Dev 3.876
Gaus mean : 43.2982
Gaus Width: 4.6765
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 50.27
Std Dev 3.741
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 55.47
Std Dev 7.996
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 60.62
Std Dev 1.978
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62
Std Dev 1.414
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch31, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch32, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 28.17
Std Dev 6.037
Gaus mean : 29.6354
Gaus Width: 3.6877
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 35.93
Std Dev 4.233
Gaus mean : 36.1531
Gaus Width: 4.0041
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 42.09
Std Dev 3.519
Gaus mean : 42.4730
Gaus Width: 3.4423
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 49.12
Std Dev 3.348
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 54.62
Std Dev 2.627
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 59.62
Std Dev 2.43
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 8
Mean 53.25
Std Dev 20.28
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch32, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch33, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 32.92
Std Dev 3.342
Gaus mean : 33.4544
Gaus Width: 3.9183
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 39.11
Std Dev 3.016
Gaus mean : 40.2065
Gaus Width: 2.9548
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 46.26
Std Dev 2.828
Gaus mean : 46.5717
Gaus Width: 2.6982
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 52.57
Std Dev 3.4
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 57.48
Std Dev 8.621
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 21
Mean 61.71
Std Dev 1.278
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch33, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch33, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 27
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch34, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 30.75
Std Dev 5.247
Gaus mean : 31.4925
Gaus Width: 3.4427
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 38.02
Std Dev 2.937
Gaus mean : 38.6986
Gaus Width: 3.1486
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 44.7
Std Dev 3.571
Gaus mean : 45.6504
Gaus Width: 4.0062
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 51.15
Std Dev 3.438
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 57.08
Std Dev 2.739
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 59.12
Std Dev 10.63
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.5
Std Dev 0.866
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch34, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch35, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 30.13
Std Dev 4.875
Gaus mean : 31.1185
Gaus Width: 3.5539
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 37.22
Std Dev 3.43
Gaus mean : 37.8837
Gaus Width: 2.9865
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 43.61
Std Dev 3.49
Gaus mean : 43.7126
Gaus Width: 3.6333
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 50.42
Std Dev 3.118
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 57.04
Std Dev 3.237
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 24
Mean 58.08
Std Dev 12.21
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 62.83
Std Dev 0.3727
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch35, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 31.03
Std Dev 3.554
Gaus mean : 32.3358
Gaus Width: 3.6938
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 38.45
Std Dev 3.524
Gaus mean : 39.2037
Gaus Width: 3.4985
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 44.25
Std Dev 2.881
Gaus mean : 44.7455
Gaus Width: 3.2110
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 50.96
Std Dev 3.442
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch36, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 55.83
Std Dev 8.239
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 60.76
Std Dev 2.387
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch36, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch36, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch37, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 29.33
Std Dev 4.831
Gaus mean : 30.0785
Gaus Width: 3.2452
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 37.12
Std Dev 3.1
Gaus mean : 38.0913
Gaus Width: 3.4277
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 43.56
Std Dev 3.524
Gaus mean : 44.4069
Gaus Width: 2.7596
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 50.11
Std Dev 3.524
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 56.69
Std Dev 3.429
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 58.54
Std Dev 10.31
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.33
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch37, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch38, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 31.09
Std Dev 3.383
Gaus mean : 31.3604
Gaus Width: 3.5771
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 36.87
Std Dev 5.858
Gaus mean : 38.0255
Gaus Width: 3.8504
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 43.23
Std Dev 3.718
Gaus mean : 44.0044
Gaus Width: 4.0476
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 50.59
Std Dev 3.904
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 56.4
Std Dev 3.388
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 58.53
Std Dev 9.167
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch38, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch38, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 15.75
Std Dev 27.28
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch39, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 95
Mean 28.97
Std Dev 6.589
Gaus mean : 30.7431
Gaus Width: 4.5253
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 37.56
Std Dev 3.298
Gaus mean : 38.0644
Gaus Width: 3.2520
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 43.78
Std Dev 3.43
Gaus mean : 44.3929
Gaus Width: 3.2481
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 49.35
Std Dev 2.875
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 55.83
Std Dev 2.647
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 58.79
Std Dev 8.928
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch39, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch40, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 31.12
Std Dev 4.801
Gaus mean : 32.0797
Gaus Width: 3.4718
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 37.57
Std Dev 5.757
Gaus mean : 38.3762
Gaus Width: 3.4437
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 44.6
Std Dev 3.281
Gaus mean : 44.8349
Gaus Width: 3.4514
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 51.96
Std Dev 3.5
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 56.12
Std Dev 8.562
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 28
Mean 61.25
Std Dev 1.503
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch40, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.33
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch40, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 12
Std Dev 12
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch41, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 90
Mean 30.66
Std Dev 3.942
Gaus mean : 30.8154
Gaus Width: 4.0834
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch41, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 37.76
Std Dev 3.232
Gaus mean : 37.9564
Gaus Width: 3.3602
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch41, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 44.79
Std Dev 3.299
Gaus mean : 45.6012
Gaus Width: 3.8063
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch41, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 50.31
Std Dev 3.56
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch41, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 56.83
Std Dev 3.009
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch41, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 59.04
Std Dev 9.187
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch41, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch41, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 10
Std Dev 10
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch42, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 28.87
Std Dev 4.822
Gaus mean : 29.2829
Gaus Width: 3.9443
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch42, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 36.64
Std Dev 3.966
Gaus mean : 37.2066
Gaus Width: 4.1817
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch42, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 42.92
Std Dev 3.155
Gaus mean : 43.6099
Gaus Width: 3.3885
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch42, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 49.89
Std Dev 3.481
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch42, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 56.8
Std Dev 3.437
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch42, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 26
Mean 58.27
Std Dev 11.86
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch42, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 61.67
Std Dev 1.599
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch42, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch43, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 31.8
Std Dev 3.514
Gaus mean : 32.7174
Gaus Width: 3.2431
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 38.96
Std Dev 2.978
Gaus mean : 39.1719
Gaus Width: 3.1064
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 44.37
Std Dev 3.547
Gaus mean : 45.3610
Gaus Width: 2.9489
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 52.11
Std Dev 2.964
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 57.02
Std Dev 2.873
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 59.21
Std Dev 9.36
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch43, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch43, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch44, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 30.13
Std Dev 5.116
Gaus mean : 31.0616
Gaus Width: 3.4371
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 36.48
Std Dev 5.629
Gaus mean : 37.3823
Gaus Width: 2.5895
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 44.14
Std Dev 3.644
Gaus mean : 44.3598
Gaus Width: 3.6679
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 51.38
Std Dev 3.838
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 57.88
Std Dev 3.114
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 26
Mean 60.62
Std Dev 1.799
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 50
Std Dev 25
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch44, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 0
Std Dev 0
Entry
3
2.5
2
1.5
1
0.5
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch45, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 29.83
Std Dev 4.864
Gaus mean : 31.4317
Gaus Width: 3.2721
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 37.21
Std Dev 3.257
Gaus mean : 37.8264
Gaus Width: 3.2953
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 44.19
Std Dev 3.295
Gaus mean : 44.6618
Gaus Width: 3.2240
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 51.63
Std Dev 3.317
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 57.1
Std Dev 3.183
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 38
Mean 59.13
Std Dev 9.945
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch45, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch45, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch46, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 30.55
Std Dev 3.575
Gaus mean : 31.1902
Gaus Width: 3.3471
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 36.64
Std Dev 5.972
Gaus mean : 38.0936
Gaus Width: 3.1809
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 44.26
Std Dev 3.636
Gaus mean : 44.6421
Gaus Width: 3.8014
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 51.34
Std Dev 4.332
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 55.53
Std Dev 8.25
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 31
Mean 60.42
Std Dev 2.38
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch46, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 62.2
Std Dev 0.7483
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch46, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch47, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 30.9
Std Dev 3.613
Gaus mean : 31.2092
Gaus Width: 4.0418
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 38.18
Std Dev 3.69
Gaus mean : 38.9684
Gaus Width: 5.0721
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 44.63
Std Dev 3.386
Gaus mean : 45.2330
Gaus Width: 3.5816
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 51.54
Std Dev 3.261
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 57.25
Std Dev 3.124
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 59.03
Std Dev 10.6
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 62
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch47, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 23
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch48, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 29.64
Std Dev 6.107
Gaus mean : 30.3951
Gaus Width: 4.1968
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 36.73
Std Dev 3.415
Gaus mean : 37.6316
Gaus Width: 3.1260
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 43.87
Std Dev 2.726
Gaus mean : 44.0764
Gaus Width: 3.2308
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 50.49
Std Dev 3.226
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 56.08
Std Dev 3.43
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 58.62
Std Dev 9.137
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 1.299
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch48, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7.333
Std Dev 10.37
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 30.82
Std Dev 3.167
Gaus mean : 31.3731
Gaus Width: 3.5991
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 38.1
Std Dev 3.224
Gaus mean : 38.9879
Gaus Width: 3.4298
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 43.47
Std Dev 2.837
Gaus mean : 44.2575
Gaus Width: 3.3505
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 50.92
Std Dev 3.528
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 57.21
Std Dev 3.063
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 58.88
Std Dev 10.63
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch49, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch49, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch50, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 89
Mean 28.18
Std Dev 5.067
Gaus mean : 28.8771
Gaus Width: 4.0662
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch50, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 36.25
Std Dev 3.217
Gaus mean : 36.3494
Gaus Width: 2.6568
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch50, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 42.88
Std Dev 3.687
Gaus mean : 43.0098
Gaus Width: 3.3054
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch50, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 49.45
Std Dev 3.5
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch50, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 56
Std Dev 3.52
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch50, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 58.45
Std Dev 9.139
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch50, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 62.17
Std Dev 1.462
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch50, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 40.5
Std Dev 21.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 85
Mean 28.58
Std Dev 4.686
Gaus mean : 29.3752
Gaus Width: 4.3109
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 37.16
Std Dev 3.462
Gaus mean : 37.8284
Gaus Width: 3.4134
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 42.96
Std Dev 3.647
Gaus mean : 42.8762
Gaus Width: 4.3224
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 48.95
Std Dev 3.499
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 55.38
Std Dev 3.152
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch51, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 58.89
Std Dev 9.084
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch51, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch51, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch52, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 29.38
Std Dev 3.502
Gaus mean : 29.8271
Gaus Width: 4.4756
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 34.81
Std Dev 5.591
Gaus mean : 35.5228
Gaus Width: 3.4893
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 42.56
Std Dev 3.405
Gaus mean : 43.1057
Gaus Width: 3.4382
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 49.4
Std Dev 3.628
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 55
Std Dev 3.359
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 58.63
Std Dev 8.569
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 61.33
Std Dev 1.106
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch52, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 0
Std Dev 0
Entry
3
2.5
2
1.5
1
0.5
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch53, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 29.99
Std Dev 5.039
Gaus mean : 30.6559
Gaus Width: 4.1629
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 37.13
Std Dev 3.706
Gaus mean : 37.7370
Gaus Width: 3.7444
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 44.73
Std Dev 3.438
Gaus mean : 44.0075
Gaus Width: 4.0632
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 50.95
Std Dev 3.687
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 56.36
Std Dev 3.217
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 58.58
Std Dev 9.352
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch53, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch54, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 29.51
Std Dev 3.347
Gaus mean : 30.2170
Gaus Width: 3.4768
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 36.61
Std Dev 3.656
Gaus mean : 37.1849
Gaus Width: 4.1562
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 42.62
Std Dev 4.05
Gaus mean : 42.7586
Gaus Width: 3.4982
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 49.56
Std Dev 3.75
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 46
Mean 55.15
Std Dev 3.671
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 58.17
Std Dev 8.974
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 9
Mean 61.11
Std Dev 1.449
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch54, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 31.5
Std Dev 31.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 31.25
Std Dev 2.855
Gaus mean : 31.3588
Gaus Width: 3.1358
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 37.64
Std Dev 3.891
Gaus mean : 38.0242
Gaus Width: 3.9793
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 43.77
Std Dev 3.172
Gaus mean : 44.2117
Gaus Width: 3.3395
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 87
Mean 51.09
Std Dev 3.728
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 56.92
Std Dev 8.113
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 21
Mean 61.14
Std Dev 1.355
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch55, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch55, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 25
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch56, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 95
Mean 27.65
Std Dev 5.525
Gaus mean : 28.7849
Gaus Width: 3.8479
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 35.58
Std Dev 3.073
Gaus mean : 36.6809
Gaus Width: 2.6529
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 42.21
Std Dev 3.711
Gaus mean : 42.7009
Gaus Width: 3.5919
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 49.57
Std Dev 3.586
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 55.23
Std Dev 3.271
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 58.73
Std Dev 9.252
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 8
Mean 61.38
Std Dev 1.654
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch56, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch57, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 87
Mean 29.66
Std Dev 4.051
Gaus mean : 30.2040
Gaus Width: 4.3869
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 38.26
Std Dev 3.604
Gaus mean : 38.6554
Gaus Width: 3.5647
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 45.06
Std Dev 3.239
Gaus mean : 45.6269
Gaus Width: 3.1757
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 52.22
Std Dev 3.104
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 57.46
Std Dev 3.366
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 24
Mean 58.67
Std Dev 12.33
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch57, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 62
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch57, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch58, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 32
Std Dev 5.456
Gaus mean : 33.4891
Gaus Width: 3.9441
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 39.43
Std Dev 3.835
Gaus mean : 39.5021
Gaus Width: 3.4490
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 46.37
Std Dev 3.628
Gaus mean : 46.5142
Gaus Width: 4.2585
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 52.66
Std Dev 3.357
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 57.28
Std Dev 8.841
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 24
Mean 60.58
Std Dev 1.913
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch58, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch58, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch59, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 31.56
Std Dev 3.508
Gaus mean : 32.0561
Gaus Width: 4.0460
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch59, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 38.38
Std Dev 3.397
Gaus mean : 38.6857
Gaus Width: 3.4954
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch59, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 44.45
Std Dev 3.385
Gaus mean : 45.1945
Gaus Width: 3.6962
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch59, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 50.24
Std Dev 3.322
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch59, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 57.2
Std Dev 2.781
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch59, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 59.07
Std Dev 11.09
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch59, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch59, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch60, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 30.6
Std Dev 5.001
Gaus mean : 31.8304
Gaus Width: 3.1531
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 37.94
Std Dev 3.586
Gaus mean : 38.3738
Gaus Width: 3.8023
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 44.61
Std Dev 3.598
Gaus mean : 44.5879
Gaus Width: 3.4985
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 51.54
Std Dev 3.537
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 56.68
Std Dev 8.285
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 60.67
Std Dev 2.241
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch60, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch60, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch61, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 28.37
Std Dev 6.947
Gaus mean : 30.4864
Gaus Width: 3.0469
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 36.51
Std Dev 3.219
Gaus mean : 37.4673
Gaus Width: 3.1108
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 42.49
Std Dev 2.947
Gaus mean : 43.0196
Gaus Width: 3.3964
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch61, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 49.71
Std Dev 3.543
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 56.15
Std Dev 3.345
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 59.14
Std Dev 10.08
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 61
Std Dev 2.16
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L101S, U24-ch61, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch62, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 29.98
Std Dev 3.757
Gaus mean : 30.8811
Gaus Width: 4.6943
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 35.48
Std Dev 5.709
Gaus mean : 36.7090
Gaus Width: 4.5048
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 43.3
Std Dev 3.345
Gaus mean : 43.0295
Gaus Width: 4.4713
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 50.33
Std Dev 3.882
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 55.83
Std Dev 3.3
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 41
Mean 58.63
Std Dev 9.52
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 7
Mean 62.14
Std Dev 1.125
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch62, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch63, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 85
Mean 30.44
Std Dev 4.967
Gaus mean : 31.3874
Gaus Width: 3.7203
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 38.24
Std Dev 3.233
Gaus mean : 38.4333
Gaus Width: 3.4224
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 44.31
Std Dev 3.821
Gaus mean : 44.7466
Gaus Width: 4.1150
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 51.59
Std Dev 3.47
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 57.13
Std Dev 3.087
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 58.94
Std Dev 10.29
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch63, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch63, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch64, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 28.35
Std Dev 5.907
Gaus mean : 28.5182
Gaus Width: 3.5638
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 36.02
Std Dev 3.111
Gaus mean : 36.2764
Gaus Width: 3.5380
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 42.73
Std Dev 3.923
Gaus mean : 43.5344
Gaus Width: 4.8319
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 50.09
Std Dev 3.956
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 55.54
Std Dev 3.379
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 46
Mean 58.74
Std Dev 9.03
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 62.6
Std Dev 0.4899
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch64, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch65, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 31.51
Std Dev 3.843
Gaus mean : 32.4239
Gaus Width: 4.3456
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch65, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 38.3
Std Dev 3.455
Gaus mean : 38.9574
Gaus Width: 3.8118
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch65, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 44.77
Std Dev 3.386
Gaus mean : 45.4010
Gaus Width: 3.4633
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch65, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 51.94
Std Dev 2.893
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch65, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 57.5
Std Dev 3.028
Entry
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch65, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 59.03
Std Dev 10.33
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch65, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch65, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch66, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 28.65
Std Dev 6.19
Gaus mean : 30.1464
Gaus Width: 4.0602
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 87
Mean 37.16
Std Dev 3.82
Gaus mean : 37.6675
Gaus Width: 4.0328
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 42.98
Std Dev 3.873
Gaus mean : 44.1721
Gaus Width: 3.6646
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 50.32
Std Dev 3.735
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 56.85
Std Dev 3.204
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.6
Std Dev 11.03
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch66, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 62.2
Std Dev 0.7483
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch66, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch67, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 32
Std Dev 3.46
Gaus mean : 32.6083
Gaus Width: 3.9260
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 39.25
Std Dev 3.526
Gaus mean : 39.9015
Gaus Width: 3.5344
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 47.38
Std Dev 3.847
Gaus mean : 48.6144
Gaus Width: 4.1560
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 52.51
Std Dev 4.161
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 57.27
Std Dev 7.377
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 12
Mean 61.83
Std Dev 0.986
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch67, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch67, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch68, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 31.5
Std Dev 3.53
Gaus mean : 32.7752
Gaus Width: 4.1832
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 37.53
Std Dev 6.077
Gaus mean : 39.4765
Gaus Width: 4.3462
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 44.7
Std Dev 3.794
Gaus mean : 44.9306
Gaus Width: 4.0503
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 50.87
Std Dev 3.871
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 57.31
Std Dev 3.269
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.4
Std Dev 11.05
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch68, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch69, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 30.9
Std Dev 6.472
Gaus mean : 32.5761
Gaus Width: 3.2522
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 38.47
Std Dev 3.273
Gaus mean : 38.6449
Gaus Width: 3.7295
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 46.05
Std Dev 3.276
Gaus mean : 46.7264
Gaus Width: 3.3715
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 53.02
Std Dev 3.26
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 47
Mean 58.17
Std Dev 2.7
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 58.83
Std Dev 11.27
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch69, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch69, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch70, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 27.98
Std Dev 6.109
Gaus mean : 29.7581
Gaus Width: 3.4157
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 36.14
Std Dev 3.643
Gaus mean : 36.2379
Gaus Width: 3.4229
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 43.2
Std Dev 3.668
Gaus mean : 43.4362
Gaus Width: 3.9830
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 49.94
Std Dev 3.674
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 55.6
Std Dev 2.788
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 58.5
Std Dev 8.577
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch70, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 0
Std Dev 0
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 30.84
Std Dev 5.169
Gaus mean : 32.5262
Gaus Width: 3.7943
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 38.65
Std Dev 3.326
Gaus mean : 39.6962
Gaus Width: 3.9070
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 43.78
Std Dev 3.575
Gaus mean : 44.5684
Gaus Width: 3.9613
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 49.89
Std Dev 3.493
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 55.86
Std Dev 7.189
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 28
Mean 60.93
Std Dev 2.017
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch71, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch72, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 26.89
Std Dev 6.337
Gaus mean : 28.4224
Gaus Width: 3.5376
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 35.78
Std Dev 3.145
Gaus mean : 36.1838
Gaus Width: 3.4371
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 41.51
Std Dev 3.788
Gaus mean : 42.1449
Gaus Width: 4.3185
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 48.08
Std Dev 3.91
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 54.82
Std Dev 3.531
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 58.24
Std Dev 8.752
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 7
Mean 61.71
Std Dev 1.666
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch72, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 27
Std Dev 26.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch73, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 31.4
Std Dev 3.368
Gaus mean : 32.4011
Gaus Width: 3.7656
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch73, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 37.57
Std Dev 3.318
Gaus mean : 38.3046
Gaus Width: 3.4732
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch73, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 44.48
Std Dev 3.16
Gaus mean : 45.2165
Gaus Width: 3.5979
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch73, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 50.35
Std Dev 3.119
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch73, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 58.21
Std Dev 2.735
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch73, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 19
Mean 60.63
Std Dev 2.253
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch73, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 41.67
Std Dev 29.47
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch73, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch74, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 30.44
Std Dev 5.197
Gaus mean : 31.3629
Gaus Width: 4.0360
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 36.81
Std Dev 3.541
Gaus mean : 37.6769
Gaus Width: 3.6556
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 43.31
Std Dev 3.297
Gaus mean : 43.8390
Gaus Width: 3.5804
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 48.81
Std Dev 4.067
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 55.51
Std Dev 3.166
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 59.16
Std Dev 9.094
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 63
Std Dev 0
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch74, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 30.66
Std Dev 4.987
Gaus mean : 31.5025
Gaus Width: 4.1681
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 38.03
Std Dev 3.586
Gaus mean : 38.5153
Gaus Width: 3.9535
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 43.32
Std Dev 3.363
Gaus mean : 43.7534
Gaus Width: 4.7263
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 50.64
Std Dev 3.716
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 56.42
Std Dev 3.09
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 58.43
Std Dev 9.517
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch75, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 7
Mean 61.86
Std Dev 0.833
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch75, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch76, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 32.68
Std Dev 3.232
Gaus mean : 33.2255
Gaus Width: 4.4401
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 39.51
Std Dev 5.861
Gaus mean : 40.7456
Gaus Width: 3.6750
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 45.76
Std Dev 3.706
Gaus mean : 46.9817
Gaus Width: 4.0002
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 52.28
Std Dev 3.765
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 57.48
Std Dev 2.951
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 58.79
Std Dev 11.35
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch76, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch76, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 8
Std Dev 11.31
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 31.15
Std Dev 5.043
Gaus mean : 32.3397
Gaus Width: 3.8505
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 39.08
Std Dev 3.527
Gaus mean : 39.4599
Gaus Width: 3.7501
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 45.71
Std Dev 3.376
Gaus mean : 45.7576
Gaus Width: 3.1960
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 52.27
Std Dev 3.556
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 57.96
Std Dev 2.57
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch77, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 27
Mean 58.96
Std Dev 11.71
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch77, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch77, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 21
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch78, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 28.78
Std Dev 6.322
Gaus mean : 30.2108
Gaus Width: 4.0124
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 36.57
Std Dev 4.178
Gaus mean : 36.9937
Gaus Width: 4.5237
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 43.63
Std Dev 3.63
Gaus mean : 43.8089
Gaus Width: 3.5513
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 49.88
Std Dev 3.566
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 55.64
Std Dev 3.292
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 59.12
Std Dev 9.344
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch78, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 0
Std Dev 0
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch79, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 32.27
Std Dev 3.715
Gaus mean : 32.7019
Gaus Width: 3.8993
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 38.12
Std Dev 3.786
Gaus mean : 37.9361
Gaus Width: 4.6362
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 43.77
Std Dev 3.53
Gaus mean : 43.5858
Gaus Width: 3.8503
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 50.81
Std Dev 3.384
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 57
Std Dev 2.675
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 59.02
Std Dev 9.245
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch79, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch79, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch80, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 32.2
Std Dev 3.596
Gaus mean : 32.9256
Gaus Width: 3.5301
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch80, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 39.97
Std Dev 3.205
Gaus mean : 40.4292
Gaus Width: 3.3350
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch80, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 45.56
Std Dev 3.722
Gaus mean : 45.9680
Gaus Width: 3.6878
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L101S, U24-ch80, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 52.2
Std Dev 3.653
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch80, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 57.05
Std Dev 3.489
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch80, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 58.59
Std Dev 11.35
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch80, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch80, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch81, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 30.9
Std Dev 5.3
Gaus mean : 33.2446
Gaus Width: 4.0745
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch81, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 90
Mean 38.97
Std Dev 4.105
Gaus mean : 39.2446
Gaus Width: 4.4955
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch81, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 44.87
Std Dev 3.536
Gaus mean : 45.3158
Gaus Width: 3.3164
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch81, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 52.04
Std Dev 2.826
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch81, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 58.5
Std Dev 2.563
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch81, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 22
Mean 58.82
Std Dev 12.91
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch81, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch81, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch82, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 31.35
Std Dev 3.857
Gaus mean : 32.6711
Gaus Width: 4.6572
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 39.49
Std Dev 3.796
Gaus mean : 39.6756
Gaus Width: 3.9106
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 45.22
Std Dev 3.095
Gaus mean : 46.3382
Gaus Width: 2.9656
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 52.21
Std Dev 3.793
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch82, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 40
Mean 58.3
Std Dev 2.694
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 58.45
Std Dev 11.24
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.75
Std Dev 1.639
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch82, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch83, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 30.89
Std Dev 5.294
Gaus mean : 31.7426
Gaus Width: 3.5519
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 37.6
Std Dev 3.002
Gaus mean : 37.8968
Gaus Width: 3.2722
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 44.48
Std Dev 3.525
Gaus mean : 45.2930
Gaus Width: 3.7642
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 51.64
Std Dev 3.313
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 57.31
Std Dev 3.231
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 28
Mean 58.61
Std Dev 11.42
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch83, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch84, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 87
Mean 30.11
Std Dev 4.979
Gaus mean : 31.3060
Gaus Width: 4.3744
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 38.56
Std Dev 3.512
Gaus mean : 39.6833
Gaus Width: 3.9964
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 44.41
Std Dev 3.644
Gaus mean : 46.0557
Gaus Width: 5.7616
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 50.92
Std Dev 4.029
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch84, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 56.79
Std Dev 3.241
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 31
Mean 58.61
Std Dev 10.95
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 61.8
Std Dev 0.7483
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch84, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 20
Std Dev 28.28
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 30.2
Std Dev 6.248
Gaus mean : 31.6087
Gaus Width: 3.5884
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 37.3
Std Dev 3.426
Gaus mean : 38.0243
Gaus Width: 3.9770
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 44.36
Std Dev 3.751
Gaus mean : 44.9575
Gaus Width: 3.6053
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 51.37
Std Dev 3.506
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 57.29
Std Dev 3.489
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 25
Mean 58.08
Std Dev 12.07
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch85, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 1.299
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch85, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch86, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 29.82
Std Dev 6.897
Gaus mean : 31.3104
Gaus Width: 4.0640
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 37.76
Std Dev 6.432
Gaus mean : 38.3061
Gaus Width: 4.6439
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 43.35
Std Dev 3.668
Gaus mean : 43.7539
Gaus Width: 5.1912
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 49.53
Std Dev 3.435
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 56.1
Std Dev 3.283
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 36
Mean 58.64
Std Dev 10.22
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 61.33
Std Dev 1.374
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch86, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 30.17
Std Dev 6.012
Gaus mean : 31.4923
Gaus Width: 3.1431
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 38.03
Std Dev 5.778
Gaus mean : 38.2529
Gaus Width: 3.9080
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 44.95
Std Dev 3.165
Gaus mean : 45.5359
Gaus Width: 3.6041
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 51.39
Std Dev 3.357
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 56.21
Std Dev 7.994
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 60.87
Std Dev 2.061
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch87, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch87, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch88, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 31.07
Std Dev 5.113
Gaus mean : 32.3091
Gaus Width: 4.1423
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 38.95
Std Dev 3.314
Gaus mean : 39.3807
Gaus Width: 3.4490
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 44.8
Std Dev 3.723
Gaus mean : 45.3301
Gaus Width: 4.1974
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 50.61
Std Dev 3.803
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 57.18
Std Dev 2.763
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch88, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 36
Mean 58.92
Std Dev 10.12
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.33
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch88, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch89, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 30.57
Std Dev 7.438
Gaus mean : 32.3866
Gaus Width: 3.0314
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 37.67
Std Dev 3.552
Gaus mean : 37.9772
Gaus Width: 3.7065
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 44.33
Std Dev 3.454
Gaus mean : 44.7334
Gaus Width: 3.6550
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 51.6
Std Dev 2.931
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 57.24
Std Dev 2.854
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 38
Mean 59.08
Std Dev 9.901
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch89, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch89, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 30.84
Std Dev 3.657
Gaus mean : 31.1892
Gaus Width: 3.5589
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 38.04
Std Dev 3.566
Gaus mean : 38.8566
Gaus Width: 3.5241
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 44.16
Std Dev 3.395
Gaus mean : 43.9679
Gaus Width: 3.8723
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 50.53
Std Dev 3.515
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 56
Std Dev 3.825
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 59.09
Std Dev 10.6
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch90, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch90, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 0
Std Dev 0
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch91, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 32.48
Std Dev 3.378
Gaus mean : 32.7541
Gaus Width: 3.5011
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch91, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 38.9
Std Dev 3.911
Gaus mean : 39.8967
Gaus Width: 3.6425
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch91, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 45.15
Std Dev 3.371
Gaus mean : 46.4175
Gaus Width: 3.7650
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch91, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 52.16
Std Dev 3.43
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch91, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 58.24
Std Dev 2.945
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch91, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 25
Mean 58.72
Std Dev 12.09
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch91, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch91, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 30.89
Std Dev 6.103
Gaus mean : 31.6019
Gaus Width: 3.8822
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 36.7
Std Dev 3.88
Gaus mean : 37.8942
Gaus Width: 4.0343
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 44.26
Std Dev 3.666
Gaus mean : 44.2274
Gaus Width: 3.4002
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 50.77
Std Dev 4.181
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 57.48
Std Dev 3.403
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 32
Mean 58.28
Std Dev 10.72
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 60.8
Std Dev 1.833
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch92, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 30.31
Std Dev 5.173
Gaus mean : 31.0498
Gaus Width: 3.5111
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 36.59
Std Dev 3.693
Gaus mean : 36.8259
Gaus Width: 3.8665
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 43.35
Std Dev 3.12
Gaus mean : 43.7616
Gaus Width: 3.6659
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 88
Mean 50.74
Std Dev 3.66
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch93, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 56.95
Std Dev 2.645
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 38
Mean 59.24
Std Dev 9.874
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch93, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch93, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 12.5
Std Dev 12.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch94, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 30.24
Std Dev 3.41
Gaus mean : 30.8772
Gaus Width: 2.7777
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 36.59
Std Dev 3.877
Gaus mean : 37.1862
Gaus Width: 3.8765
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 44.12
Std Dev 3.685
Gaus mean : 44.9895
Gaus Width: 3.6176
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 51.41
Std Dev 3.68
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 57.86
Std Dev 2.991
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.3
Std Dev 11.04
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch94, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch94, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch95, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 30.03
Std Dev 4.925
Gaus mean : 31.0515
Gaus Width: 3.8827
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 37.83
Std Dev 3.696
Gaus mean : 38.4222
Gaus Width: 3.8895
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 44.94
Std Dev 3.826
Gaus mean : 45.0667
Gaus Width: 4.0233
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 52.3
Std Dev 3.819
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 56.35
Std Dev 8.681
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 29
Mean 60.62
Std Dev 1.883
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch95, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch95, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 27.7
Std Dev 7.088
Gaus mean : 29.5606
Gaus Width: 5.0127
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 36.39
Std Dev 3.8
Gaus mean : 37.2263
Gaus Width: 3.5733
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 44.17
Std Dev 4.005
Gaus mean : 44.7198
Gaus Width: 4.3061
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 48.23
Std Dev 3.952
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 55.31
Std Dev 3.038
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 60.05
Std Dev 2.104
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 10
Mean 55.6
Std Dev 18.57
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch96, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 0
Std Dev 0
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 31.45
Std Dev 5.207
Gaus mean : 32.4588
Gaus Width: 3.8903
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 38.86
Std Dev 4.061
Gaus mean : 39.2254
Gaus Width: 4.2877
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 45.07
Std Dev 3.308
Gaus mean : 44.9137
Gaus Width: 3.4868
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 51.69
Std Dev 3.68
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 57.29
Std Dev 3.201
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 35
Mean 58.94
Std Dev 10.3
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch97, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch97, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 28.47
Std Dev 8.203
Gaus mean : 30.9550
Gaus Width: 3.8909
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 37.25
Std Dev 3.402
Gaus mean : 38.1252
Gaus Width: 4.0277
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 43.47
Std Dev 3.902
Gaus mean : 43.9992
Gaus Width: 3.9786
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 50.02
Std Dev 3.755
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 55.66
Std Dev 4.174
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 58.49
Std Dev 9.29
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 58.33
Std Dev 3.091
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L101S, U24-ch98, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 31.75
Std Dev 3.438
Gaus mean : 32.2929
Gaus Width: 3.7516
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 37.53
Std Dev 3.67
Gaus mean : 38.5569
Gaus Width: 4.1979
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 45.07
Std Dev 4.029
Gaus mean : 45.2770
Gaus Width: 3.7469
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 52.05
Std Dev 3.203
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 58.04
Std Dev 2.929
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch99, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 31
Mean 59.06
Std Dev 10.89
Entry
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch99, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 56
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch99, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 24
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch100, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 56
Mean 29.82
Std Dev 5.258
Gaus mean : 31.1122
Gaus Width: 4.0603
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 37.19
Std Dev 3.835
Gaus mean : 37.5745
Gaus Width: 3.8114
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 44.41
Std Dev 3.571
Gaus mean : 45.1547
Gaus Width: 4.3033
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 50.48
Std Dev 4.349
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 40
Mean 56.6
Std Dev 3.137
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 41
Mean 57.88
Std Dev 9.477
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 10
Mean 62.2
Std Dev 1.077
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch100, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch101, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 30.3
Std Dev 6.311
Gaus mean : 31.8875
Gaus Width: 4.0686
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 37.51
Std Dev 4.178
Gaus mean : 38.0489
Gaus Width: 4.8731
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 44.08
Std Dev 3.512
Gaus mean : 45.0552
Gaus Width: 3.6855
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 51.45
Std Dev 3.561
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 46
Mean 56.41
Std Dev 8.885
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 33
Mean 60.27
Std Dev 2.078
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch101, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch101, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 28.57
Std Dev 6.049
Gaus mean : 29.4635
Gaus Width: 4.7043
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 36.23
Std Dev 3.343
Gaus mean : 36.1890
Gaus Width: 3.8899
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 42.78
Std Dev 3.853
Gaus mean : 43.3915
Gaus Width: 3.8752
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 50.44
Std Dev 4.12
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 54.88
Std Dev 3.26
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 60.27
Std Dev 2.193
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 46
Std Dev 26.56
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch102, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch103, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 29.74
Std Dev 5.904
Gaus mean : 31.0021
Gaus Width: 4.0784
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 37.74
Std Dev 3.79
Gaus mean : 37.9947
Gaus Width: 3.9848
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 44.43
Std Dev 3.353
Gaus mean : 44.8716
Gaus Width: 3.6551
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 51.95
Std Dev 3.53
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 57.66
Std Dev 2.671
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 59.03
Std Dev 11.1
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 61.75
Std Dev 1.639
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch103, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch104, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 30.55
Std Dev 7.264
Gaus mean : 32.2264
Gaus Width: 4.0041
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 38.76
Std Dev 3.358
Gaus mean : 39.2756
Gaus Width: 3.6147
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 45.44
Std Dev 3.386
Gaus mean : 44.9202
Gaus Width: 3.8898
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 50.95
Std Dev 2.969
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 55.94
Std Dev 8.397
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 38
Mean 60.32
Std Dev 2.053
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch104, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62
Std Dev 0
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch104, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch105, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 29.74
Std Dev 4.999
Gaus mean : 30.5153
Gaus Width: 4.2990
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 36.98
Std Dev 3.17
Gaus mean : 37.7091
Gaus Width: 4.0584
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 43.57
Std Dev 3.573
Gaus mean : 44.1399
Gaus Width: 3.5480
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 50.13
Std Dev 3.421
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 55.94
Std Dev 3.278
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 60.14
Std Dev 2.473
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 49.6
Std Dev 24.81
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch105, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch106, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 28.57
Std Dev 4.195
Gaus mean : 28.6511
Gaus Width: 5.0600
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 36.07
Std Dev 3.27
Gaus mean : 36.3965
Gaus Width: 3.5576
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 43.08
Std Dev 3.336
Gaus mean : 43.7738
Gaus Width: 3.1499
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 49.47
Std Dev 3.589
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 56.13
Std Dev 3.605
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 39
Mean 58.51
Std Dev 9.769
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 62.2
Std Dev 0.7483
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch106, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch107, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 30.78
Std Dev 5.026
Gaus mean : 31.8613
Gaus Width: 3.3600
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 37.54
Std Dev 3.715
Gaus mean : 37.8158
Gaus Width: 3.5019
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 44.51
Std Dev 3.512
Gaus mean : 44.7578
Gaus Width: 3.7037
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 51.97
Std Dev 3.456
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 57.82
Std Dev 2.816
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 25
Mean 61
Std Dev 2.191
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch107, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 28.5
Std Dev 28.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch107, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 16.8
Std Dev 24.49
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 29.66
Std Dev 5.326
Gaus mean : 31.1649
Gaus Width: 3.9308
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 36.63
Std Dev 3.628
Gaus mean : 37.1260
Gaus Width: 3.6720
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 45
Mean 43.27
Std Dev 3.296
Gaus mean : 43.6169
Gaus Width: 3.5060
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 48.78
Std Dev 3.691
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 55.43
Std Dev 3.245
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 59.31
Std Dev 2.757
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 10
Mean 56
Std Dev 18.68
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch108, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch109, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 30.31
Std Dev 5.01
Gaus mean : 30.8472
Gaus Width: 4.4233
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 37.21
Std Dev 3.446
Gaus mean : 38.0675
Gaus Width: 4.6358
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 43.6
Std Dev 3.457
Gaus mean : 45.1521
Gaus Width: 3.0088
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 50
Std Dev 3.644
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 56.38
Std Dev 3.028
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 39
Mean 59.03
Std Dev 9.82
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 62.33
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch109, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch110, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 29.42
Std Dev 4.725
Gaus mean : 30.3635
Gaus Width: 3.4107
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 37.32
Std Dev 3.658
Gaus mean : 37.6255
Gaus Width: 3.8801
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 44.66
Std Dev 3.317
Gaus mean : 45.1216
Gaus Width: 3.6368
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 51.34
Std Dev 4.094
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 31
Mean 56.9
Std Dev 2.977
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 43
Mean 58.37
Std Dev 9.309
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 7
Mean 62.29
Std Dev 0.8806
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch110, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch111, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 31.21
Std Dev 3.469
Gaus mean : 31.5570
Gaus Width: 3.9180
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 36.98
Std Dev 5.569
Gaus mean : 37.9615
Gaus Width: 3.0653
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 44.96
Std Dev 3.555
Gaus mean : 44.9963
Gaus Width: 3.9666
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 51.68
Std Dev 3.393
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 53
Mean 56.21
Std Dev 8.354
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 31
Mean 60.94
Std Dev 1.74
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch111, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch111, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch112, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 30.97
Std Dev 5.345
Gaus mean : 31.8813
Gaus Width: 3.7405
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 38.12
Std Dev 3.786
Gaus mean : 38.3290
Gaus Width: 3.2846
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 45.95
Std Dev 3.461
Gaus mean : 46.5341
Gaus Width: 3.6297
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 51.6
Std Dev 3.628
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 56.23
Std Dev 8.79
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 37
Mean 60.19
Std Dev 2.68
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch112, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch112, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 0
Std Dev 0
Entry
3
2.5
2
1.5
1
0.5
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch113, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 31.67
Std Dev 3.271
Gaus mean : 32.6386
Gaus Width: 3.6497
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 91
Mean 39.71
Std Dev 3.884
Gaus mean : 40.7251
Gaus Width: 4.1134
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 47.16
Std Dev 3.383
Gaus mean : 48.3340
Gaus Width: 3.1075
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 51
Mean 52.75
Std Dev 3.645
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 56.68
Std Dev 7.902
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 22
Mean 60.95
Std Dev 1.918
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch113, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch113, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 7.667
Std Dev 10.84
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 27.33
Std Dev 5.857
Gaus mean : 28.8898
Gaus Width: 3.7753
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 35.42
Std Dev 5.524
Gaus mean : 36.5841
Gaus Width: 3.6464
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 42.97
Std Dev 4.029
Gaus mean : 43.9214
Gaus Width: 4.3590
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 49.9
Std Dev 4.021
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 56.75
Std Dev 3.268
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 28
Mean 58.32
Std Dev 11.38
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 6
Mean 62.17
Std Dev 1.213
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L101S, U24-ch114, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch115, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 31.06
Std Dev 5.087
Gaus mean : 32.3691
Gaus Width: 2.8763
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 85
Mean 39.15
Std Dev 3.727
Gaus mean : 39.8076
Gaus Width: 3.5108
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 52
Mean 45.67
Std Dev 2.927
Gaus mean : 45.8883
Gaus Width: 3.3704
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 51.78
Std Dev 3.233
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 57.36
Std Dev 2.792
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 59.13
Std Dev 11.09
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch115, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch116, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 84
Mean 29.44
Std Dev 5.125
Gaus mean : 30.4077
Gaus Width: 4.0029
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 67
Mean 37.15
Std Dev 3.478
Gaus mean : 37.7296
Gaus Width: 4.1660
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 79
Mean 44.72
Std Dev 4.003
Gaus mean : 44.8667
Gaus Width: 4.1547
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 42
Mean 50.55
Std Dev 2.954
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 56.13
Std Dev 3.629
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 28
Mean 61.04
Std Dev 1.918
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch116, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 5
Mean 49.2
Std Dev 24.62
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch116, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch117, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 73
Mean 31.22
Std Dev 3.684
Gaus mean : 32.3775
Gaus Width: 3.2232
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 38.05
Std Dev 3.236
Gaus mean : 37.9505
Gaus Width: 3.9304
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 44.93
Std Dev 3.923
Gaus mean : 45.4440
Gaus Width: 4.5380
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 51.89
Std Dev 3.768
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 58.27
Std Dev 3.101
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 21
Mean 57.24
Std Dev 13
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L101S, U24-ch117, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch117, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 93
Mean 29.06
Std Dev 7.255
Gaus mean : 30.6960
Gaus Width: 4.4428
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 37.76
Std Dev 3.885
Gaus mean : 38.4093
Gaus Width: 4.9867
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 43.73
Std Dev 3.839
Gaus mean : 43.7554
Gaus Width: 4.8542
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 50.16
Std Dev 4.056
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 55.74
Std Dev 3.707
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 44
Mean 58.77
Std Dev 9.308
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch118, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 61.5
Std Dev 1.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch118, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch119, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 69
Mean 31.3
Std Dev 3.444
Gaus mean : 32.4248
Gaus Width: 3.3120
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 80
Mean 39.09
Std Dev 4.035
Gaus mean : 39.3364
Gaus Width: 4.0809
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 45.24
Std Dev 4.224
Gaus mean : 46.0811
Gaus Width: 4.6771
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 51.37
Std Dev 3.401
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 57.72
Std Dev 3.216
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 19
Mean 58.05
Std Dev 13.83
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch119, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch119, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 30.24
Std Dev 6.964
Gaus mean : 31.4117
Gaus Width: 3.0427
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 36.3
Std Dev 6.873
Gaus mean : 37.5856
Gaus Width: 3.3259
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 48
Mean 43.73
Std Dev 2.856
Gaus mean : 44.1944
Gaus Width: 3.1869
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 78
Mean 50.27
Std Dev 4.165
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 56.5
Std Dev 3.317
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.53
Std Dev 11.07
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.25
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L101S, U24-ch120, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch121, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 74
Mean 32.16
Std Dev 3.234
Gaus mean : 32.5089
Gaus Width: 3.0073
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 58
Mean 39.31
Std Dev 3.136
Gaus mean : 40.0674
Gaus Width: 2.5153
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 82
Mean 45.77
Std Dev 3.814
Gaus mean : 46.2392
Gaus Width: 4.0600
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 63
Mean 53.11
Std Dev 3.178
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 49
Mean 58.78
Std Dev 2.816
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 23
Mean 58.13
Std Dev 12.52
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch121, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 61
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch121, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 0
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 85
Mean 30.26
Std Dev 5.02
Gaus mean : 31.0717
Gaus Width: 3.9705
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 37.9
Std Dev 3.561
Gaus mean : 38.3091
Gaus Width: 3.3097
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 71
Mean 44.25
Std Dev 3.786
Gaus mean : 44.9298
Gaus Width: 3.9952
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 51.21
Std Dev 3.474
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 61
Mean 56.84
Std Dev 3.64
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 30
Mean 58.33
Std Dev 11.09
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch122, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch123, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 31.02
Std Dev 5.18
Gaus mean : 32.3619
Gaus Width: 3.5736
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 37.28
Std Dev 3.568
Gaus mean : 37.8456
Gaus Width: 4.0413
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 77
Mean 44.27
Std Dev 3.66
Gaus mean : 44.6250
Gaus Width: 3.9089
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 51.44
Std Dev 3.624
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 59
Mean 57.69
Std Dev 3.131
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 26
Mean 58.62
Std Dev 11.87
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch123, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch123, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 3
Mean 11.67
Std Dev 16.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 83
Mean 31.36
Std Dev 6.27
Gaus mean : 32.8364
Gaus Width: 4.2150
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 38.89
Std Dev 3.83
Gaus mean : 39.5387
Gaus Width: 3.8783
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 57
Mean 46.21
Std Dev 3.281
Gaus mean : 46.7973
Gaus Width: 3.2802
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 72
Mean 52.1
Std Dev 3.852
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 55
Mean 58.22
Std Dev 3.137
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 23
Mean 58.3
Std Dev 12.57
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch124, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch124, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch125, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 29.09
Std Dev 6.878
Gaus mean : 31.1067
Gaus Width: 3.6586
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 70
Mean 37.79
Std Dev 3.346
Gaus mean : 38.3472
Gaus Width: 3.6342
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 75
Mean 45.05
Std Dev 3.555
Gaus mean : 45.4841
Gaus Width: 3.6084
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 66
Mean 51.74
Std Dev 3.341
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 60
Mean 58.5
Std Dev 2.79
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 21
Mean 57.48
Std Dev 13.04
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch125, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch125, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch126, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 87
Mean 29.61
Std Dev 6.058
Gaus mean : 30.4646
Gaus Width: 4.4044
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 65
Mean 37.34
Std Dev 6.087
Gaus mean : 40.0156
Gaus Width: 4.4227
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 43.99
Std Dev 4.31
Gaus mean : 44.4119
Gaus Width: 4.7462
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 54
Mean 50.74
Std Dev 3.454
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 62
Mean 56.1
Std Dev 3.917
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 39
Mean 58.15
Std Dev 9.82
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 4
Mean 62
Std Dev 0.7071
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L101S, U24-ch126, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 10
Std Dev 10
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch127, adc0
calib_packv5_042523_0143.root, FC#0, port D2
Entries 81
Mean 30.73
Std Dev 5.001
Gaus mean : 31.1193
Gaus Width: 3.5285
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc1
calib_packv5_042523_0143.root, FC#0, port D2
Entries 68
Mean 38.53
Std Dev 3.479
Gaus mean : 38.0467
Gaus Width: 3.9913
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc2
calib_packv5_042523_0143.root, FC#0, port D2
Entries 76
Mean 45.82
Std Dev 3.79
Gaus mean : 46.4092
Gaus Width: 3.8914
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc3
calib_packv5_042523_0143.root, FC#0, port D2
Entries 64
Mean 52.91
Std Dev 4.156
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc4
calib_packv5_042523_0143.root, FC#0, port D2
Entries 50
Mean 57.92
Std Dev 3.084
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc5
calib_packv5_042523_0143.root, FC#0, port D2
Entries 25
Mean 60.48
Std Dev 1.879
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L101S, U24-ch127, adc6
calib_packv5_042523_0143.root, FC#0, port D2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch127, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L101S, U24-ch127, adc7
calib_packv5_042523_0143.root, FC#0, port D2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl