





B1L101S, U8-ch3, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** Mean 20 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl














































B1L101S, U8-ch5, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L101S, U8-ch9, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































































































































B1L101S, U8-ch17, adc7 calib_packv5_042523_0143.root, FC#0, port D2













































































































B1L101S, U8-ch22, adc3

























B1L101S, U8-ch23, adc3












































































































B1L101S, U8-ch27, adc7 calib_packv5_042523_0143.root, FC#0, port D2








































































B1L101S, U8-ch30, adc7 5_042523_0143.root, FC#0, port D2














































































































































































































































B1L101S, U8-ch40, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L101S, U8-ch43, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





































































B1L101S, U8-ch46, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





















B1L101S, U8-ch47, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





























































































































































































1
















































B1L101S, U8-ch57, adc7 calib_packv5_042523_0143.root, FC#0, port D2


1









































































































































































































































B1L101S, U8-ch67, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl

10


20










B1L101S, U8-ch68, adc3














B1L101S, U8-ch68, adc7 calib_packv5_042523_0143.root, FC#0, port D2








































































B1L101S, U8-ch71, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L101S, U8-ch72, adc7 calib_packv5_042523_0143.root, FC#0, port D2
























B1L101S, U8-ch73, adc7 calib_packv5_042523_0143.root, FC#0, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl













































































































































B1L101S, U8-ch79, adc7 calib_packv5_042523_0143.root, FC#0, port D2
























































































































B1L101S, U8-ch84, adc7 calib_packv5_042523_0143.root, FC#0, port D2


1

























B1L101S, U8-ch85, adc7 calib_packv5_042523_0143.root, FC#0, port D2













































B1L101S, U8-ch87, adc7 calib_packv5_042523_0143.root, FC#0, port D2 **Entries** Mean Std Dev


1


0


0

























B1L101S, U8-ch88, adc7 calib_packv5_042523_0143.root, FC#0, port D2

























B1L101S, U8-ch89, adc7 calib_packv5_042523_0143.root, FC#0, port D2

























































































































































































B1L101S, U8-ch97, adc7 calib_packv5_042523_0143.root, FC#0, port D2

