


B0L100S, U24-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	48
Mean	30.46
Std Dev	8.096

Turn on : 28.5001
Width : 0.291
Height : 2.000



B0L100S, U24-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch8

calib_packv5_042523_0143.root, FC#6, port A1


Entry

14
12
10
8
6
4
2
0

Turn on : 30.5563
Width : 0.964
Height : 9.756

Entries	331
Mean	46.8
Std Dev	9.948


ampl



B0L100S, U24-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	33
Mean	32.27
Std Dev	1.847

Turn on : 26.9498

Width : 2.408


Height : 2.000



B0L100S, U24-ch17

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U24-ch18

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch19

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	30.5
Std Dev	0.5

ampl



B0L100S, U24-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch21

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch23

calib_packv5_042523_0143.root, FC#6, port A1


Entry

7
6
5
4
3
2
1
0

Turn on : 26.8671
Width : 2.196
Height : 2.000

Entries	26
Mean	31.35
Std Dev	1.568

ampl



B0L100S, U24-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch28

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	43
Mean	31.56
Std Dev	2.015

Turn on : 25.2632

Width : 2.390

Height : 2.000



B0L100S, U24-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch31

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	12
Mean	31.33
Std Dev	0.7454

Turn on : 21.0224

Width : 1.936


Height : 2.000



B0L100S, U24-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch34

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U24-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch38

calib_packv5_042523_0143.root, FC#6, port A1

Entries	42
Mean	32.88
Std Dev	1.93

Turn on : 29.5000

Width : 0.191

Height : 2.000

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B0L100S, U24-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch46

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	20
Mean	31.55
Std Dev	3.248

Turn on : 28.8168

Width : 1.115

Height : 2.000



B0L100S, U24-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch49

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch50

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	6
Mean	29.83
Std Dev	0.3727

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L100S, U24-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U24-ch54

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	10
Mean	28.5
Std Dev	1.565

Turn on : 5.0000
Width : 0.000
Height : 1.000



B0L100S, U24-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch56

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U24-ch57

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch60

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U24-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch69

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch70

calib_packv5_042523_0143.root, FC#6, port A1


Entries	52
Mean	33.71
Std Dev	2.133

Turn on : 29.5000

Width : 0.191

Height : 2.000

Entry



B0L100S, U24-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch74

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch79

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	25
Mean	32.52
Std Dev	1.204

Turn on : 21.5563

Width : 2.120

Height : 2.000



B0L100S, U24-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	16
Mean	30.94
Std Dev	1.088

Turn on : 20.2928

Width : 0.823

Height : 2.000



B0L100S, U24-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch88

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	19.25
Std Dev	11.3

0 10 20 30 40 50 60 70

ampl



B0L100S, U24-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch90

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	29.67
Std Dev	0.4714

ampl



B0L100S, U24-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch92

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch94

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	23
Mean	31.61
Std Dev	1.343

Turn on : 22.1522

Width : 1.853


Height : 2.000



B0L100S, U24-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch96

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	5
Mean	29.8
Std Dev	0.7483

ampl




B0L100S, U24-ch97

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	29
Mean	31.52
Std Dev	1.221

Turn on : 17.3881
Width : 2.410
Height : 2.000



B0L100S, U24-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch103

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U24-ch104

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch105

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	30
Std Dev	0


ampl



B0L100S, U24-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch109

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U24-ch111

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	14
Mean	30.71
Std Dev	0.8806


Turn on : 20.2614
Width : 2.273
Height : 2.000



B0L100S, U24-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U24-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch118

calib_packv5_042523_0143.root, FC#6, port A1

Entries	25
Mean	31.44
Std Dev	1.169

Turn on : 15.8820

Width : 1.970


Height : 2.000

Entry

10
8
6
4
2
0

ampl


0 10 20 30 40 50 60 70



B0L100S, U24-ch119

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U24-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U24-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U24-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry

