



# B0L101S, U6-ch0

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	8
Mean	16.12
Std Dev	13.45

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U6-ch1

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch2

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch3

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch4

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch5

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch6

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0



# B0L101S, U6-ch7

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch8

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch9

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch10

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch11

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch12

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch13

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch14

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L101S, U6-ch15

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch16

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch17

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch18

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch19

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch20

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch21

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch22

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U6-ch23

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch24

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch25

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch26

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch27

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch28

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch29

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch30

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry


3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70





# B0L101S, U6-ch31

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch32

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch33

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch34

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch35

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch36

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch37

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U6-ch38

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L101S, U6-ch39

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch40

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U6-ch41

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch42

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch43

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch44

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch45

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch46

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U6-ch47

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch48

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch49

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch50

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch51

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch52

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch53

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch54

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L101S, U6-ch55

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U6-ch56

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch57

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch58

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch59

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch60

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch61

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch62

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U6-ch63

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U6-ch64

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch65

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0


# B0L101S, U6-ch66

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	7
Mean	0
Std Dev	0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B0L101S, U6-ch67

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch68

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch69

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch70

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0



# B0L101S, U6-ch71

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch72

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch73

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch74

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch75

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch76

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch77

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch78

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U6-ch79

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U6-ch80

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch81

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch82

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch83

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch84

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U6-ch85

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch86

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0



# B0L101S, U6-ch87

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0.3333
Std Dev	0.4714

# B0L101S, U6-ch88

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch89

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch90

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch91

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch92

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch93

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch94

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L101S, U6-ch95

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch96

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch97

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch98

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch99

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U6-ch100

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch101

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch102

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0



# B0L101S, U6-ch103

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch104

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	4
Mean	13
Std Dev	19.21

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U6-ch105

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch106

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch107

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch108

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	25
Std Dev	21.74

ampl



# B0L101S, U6-ch109

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U6-ch110

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0



# B0L101S, U6-ch111

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch112

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	9.5
Std Dev	9.5

ampl



# B0L101S, U6-ch113

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch114

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch115

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch116

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch117

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch118

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	6.333
Std Dev	8.957



# B0L101S, U6-ch119

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch120

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch121

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch122

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U6-ch123

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U6-ch124

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch125

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U6-ch126

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U6-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U6-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	8
Mean	38.25
Std Dev	19.73