



B1L001S, U1-ch0 calib_packv5_042523_0143.root, FC#2, port C2









B1L001S, U1-ch4 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50

60


70


ampl








B1L001S, U1-ch7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































































































































B1L001S, U1-ch81 2523_0143.root, FC#2, port C2

































































B1L001S, U1-ch103 42523_0143.root, FC#2, port C2













B1L001S, U1-ch107 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4





B1L001S, U1-ch108 42523_0143.root, FC#2, port C2













B1L001S, U1-ch114 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U1-ch115 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70


ampl


10

20
































B1L001S, U1-ch127 calib_packv5_042523_0143.root, FC#2, port C2 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5 10 20 30 40 50 60 70

ampl