



# B1L001S, U22-ch0

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.8202  
Width : 2.777  
Height : 20.029

Entries	764
Mean	44.26
Std Dev	11.34

ampl



# B1L001S, U22-ch1

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.6197**  
**Width : 2.234**  
**Height : 20.022**

Entries	711
Mean	45.58
Std Dev	10.61

ampl



# B1L001S, U22-ch2

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.2120  
Width : 3.107  
Height : 20.109

Entries	771
Mean	43.99
Std Dev	11.66

ampl



# B1L001S, U22-ch3

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.2465  
Width : 2.309  
Height : 19.963

Entries	743
Mean	44.75
Std Dev	11.1

ampl



# B1L001S, U22-ch4

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.3397**  
**Width : 2.473**  
**Height : 19.994**

Entries	757
Mean	44.39
Std Dev	11.35

ampl



# B1L001S, U22-ch5

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.9115  
Width : 1.765  
Height : 19.874

Entries	762
Mean	44.29
Std Dev	11.38

ampl



# B1L001S, U22-ch6

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.7754  
Width : 2.714  
Height : 20.061

Entries	730
Mean	45.09
Std Dev	10.9

ampl





# B1L001S, U22-ch7

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.2974**  
**Width : 2.214**  
**Height : 20.033**

Entries	724
Mean	45.22
Std Dev	10.9

ampl



# B1L001S, U22-ch8

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.3522**  
**Width : 2.184**  
**Height : 19.993**

Entries	742
Mean	44.72
Std Dev	11.26

ampl



# B1L001S, U22-ch9

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.0775  
Width : 2.449  
Height : 19.985

Entries	783
Mean	43.72
Std Dev	11.77

ampl



# B1L001S, U22-ch10

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.1594**  
**Width : 2.533**  
**Height : 19.968**

Entries	737
Mean	44.91
Std Dev	10.99

ampl



# B1L001S, U22-ch11

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.2104**  
**Width : 2.262**  
**Height : 20.044**

Entries	742
Mean	44.81
Std Dev	11.04

ampl



# B1L001S, U22-ch12

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.9381**  
**Width : 3.413**  
**Height : 20.024**

Entries	704
Mean	45.64
Std Dev	10.75

ampl



# B1L001S, U22-ch13

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.9562**  
**Width : 3.250**  
**Height : 20.118**

Entries	751
Mean	44.51
Std Dev	11.33

ampl



# B1L001S, U22-ch14

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.6750**  
**Width : 3.040**  
**Height : 20.076**

Entries	753
Mean	44.5
Std Dev	11.24

ampl





# B1L001S, U22-ch15

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.6430**  
**Width : 2.183**  
**Height : 19.969**

Entries	731
Mean	45.04
Std Dev	11

ampl



# B1L001S, U22-ch16

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7812  
Width : 2.185  
Height : 20.042

Entries	756
Mean	44.39
Std Dev	11.42

ampl



# B1L001S, U22-ch17

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.0120**  
**Width : 2.862**  
**Height : 19.987**

Entries	722
Mean	45.23
Std Dev	10.93

ampl



# B1L001S, U22-ch18

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.7062  
Width : 2.584  
Height : 19.996

Entries	770
Mean	44.04
Std Dev	11.61

ampl



# B1L001S, U22-ch19

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.7033**  
**Width : 3.077**  
**Height : 20.089**

Entries	754
Mean	44.42
Std Dev	11.43

ampl



# B1L001S, U22-ch20

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5743  
Width : 0.150  
Height : 19.341

Entries	725
Mean	45.17
Std Dev	10.94

ampl



# B1L001S, U22-ch21

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7146  
Width : 2.980  
Height : 20.084

Entries	755
Mean	44.39
Std Dev	11.44

ampl



# B1L001S, U22-ch22

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.5941**  
**Width : 2.660**  
**Height : 20.062**

Entries	713
Mean	45.52
Std Dev	10.66

ampl





# B1L001S, U22-ch23

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9052**  
**Width : 2.302**  
**Height : 19.908**

Entries	758
Mean	44.41
Std Dev	11.25

ampl



# B1L001S, U22-ch24

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8496**  
**Width : 2.428**  
**Height : 19.986**

Entries	749
Mean	44.56
Std Dev	11.34

ampl



# B1L001S, U22-ch25

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 28.9550  
Width : 3.213  
Height : 20.121

Entries	714
Mean	45.42
Std Dev	10.85

ampl



# B1L001S, U22-ch26

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.1260  
Width : 2.784  
Height : 20.046

Entries	783
Mean	43.77
Std Dev	11.63

ampl



# B1L001S, U22-ch27

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.2586  
Width : 3.055  
Height : 20.088

Entries	742
Mean	44.75
Std Dev	11.17

ampl



# B1L001S, U22-ch28

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.5978**  
**Width : 2.532**  
**Height : 20.038**

Entries	711
Mean	45.57
Std Dev	10.62

ampl



# B1L001S, U22-ch29

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.1082**  
**Width : 2.819**  
**Height : 20.093**

Entries	728
Mean	45.12
Std Dev	10.91

ampl



# B1L001S, U22-ch30

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.2380  
Width : 2.968  
Height : 20.051

Entries	761
Mean	44.28
Std Dev	11.43

ampl





# B1L001S, U22-ch31

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0482**  
**Width : 2.534**  
**Height : 19.996**

Entries	742
Mean	44.8
Std Dev	11.05

ampl



# B1L001S, U22-ch32

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.3791**  
**Width : 3.079**  
**Height : 20.149**

Entries	744
Mean	44.71
Std Dev	11.19

ampl



# B1L001S, U22-ch33

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.4777**  
**Width : 2.793**  
**Height : 20.005**

Entries	716
Mean	45.37
Std Dev	10.86

ampl



# B1L001S, U22-ch34

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5024**  
**Width : 2.464**  
**Height : 20.038**

Entries	758
Mean	44.33
Std Dev	11.46

ampl



# B1L001S, U22-ch35

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.1245  
Width : 2.824  
Height : 20.005

Entries	765
Mean	44.17
Std Dev	11.49

ampl



# B1L001S, U22-ch36

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.9717**  
**Width : 2.861**  
**Height : 20.054**

Entries	747
Mean	44.56
Std Dev	11.42

ampl



# B1L001S, U22-ch37

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.9864  
Width : 3.078  
Height : 20.122

Entries	749
Mean	44.62
Std Dev	11.15

ampl



# B1L001S, U22-ch38

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.3899  
Width : 2.887  
Height : 20.001

Entries	776
Mean	43.91
Std Dev	11.63

ampl





# B1L001S, U22-ch39

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.2351**  
**Width : 2.493**  
**Height : 19.989**

Entries	779
Mean	43.87
Std Dev	11.56

ampl




# B1L001S, U22-ch40

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	780
Mean	43.82
Std Dev	11.7

**Turn on : 25.2181**  
**Width : 1.857**  
**Height : 19.982**

Entry



# B1L001S, U22-ch41

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5392**  
**Width : 3.043**  
**Height : 20.077**

Entries	753
Mean	44.52
Std Dev	11.21

ampl



# B1L001S, U22-ch42

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.3531  
Width : 2.736  
Height : 20.023

Entries	778
Mean	43.87
Std Dev	11.63

ampl



# B1L001S, U22-ch43

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4670  
Width : 2.467  
Height : 20.098

Entries	782
Mean	43.82
Std Dev	11.57

ampl



# B1L001S, U22-ch44

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9858**  
**Width : 1.999**  
**Height : 19.998**

Entries	770
Mean	44.11
Std Dev	11.43

ampl



# B1L001S, U22-ch45

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5925  
Width : 2.563  
Height : 19.993

Entries	732
Mean	45.04
Std Dev	10.93

ampl



# B1L001S, U22-ch46

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8151**  
**Width : 3.033**  
**Height : 19.976**

Entries	748
Mean	44.57
Std Dev	11.3

ampl





# B1L001S, U22-ch47

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9822**  
**Width : 2.738**  
**Height : 20.055**

Entries	729
Mean	45.03
Std Dev	11.11

ampl



# B1L001S, U22-ch48

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.3183  
Width : 2.716  
Height : 20.087

Entries	743
Mean	44.7
Std Dev	11.28


ampl



# B1L001S, U22-ch49

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U22-ch50

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.2862**  
**Width : 2.736**  
**Height : 20.058**

Entries	721
Mean	45.24
Std Dev	10.99

ampl



# B1L001S, U22-ch51

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.7028**  
**Width : 2.627**  
**Height : 20.084**

Entries	754
Mean	44.47
Std Dev	11.3

ampl



# B1L001S, U22-ch52

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.8080**  
**Width : 2.712**  
**Height : 19.963**

Entries	766
Mean	44.12
Std Dev	11.58

ampl



# B1L001S, U22-ch53

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.8399**  
**Width : 2.774**  
**Height : 20.059**

Entries	713
Mean	45.41
Std Dev	10.93

ampl



# B1L001S, U22-ch54

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.1814  
Width : 2.847  
Height : 19.828

Entries	778
Mean	43.79
Std Dev	11.79

ampl





# B1L001S, U22-ch55

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.8656**  
**Width : 2.299**  
**Height : 20.038**

Entries	732
Mean	45.05
Std Dev	10.92

ampl



# B1L001S, U22-ch56

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.8571**  
**Width : 2.292**  
**Height : 19.953**

Entries	728
Mean	45.08
Std Dev	11.01

ampl



# B1L001S, U22-ch57

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.9251  
Width : 2.723  
Height : 20.031

Entries	729
Mean	44.99
Std Dev	11.22

ampl



# B1L001S, U22-ch58

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.5163**  
**Width : 3.067**  
**Height : 20.008**

Entries	771
Mean	44.02
Std Dev	11.57

ampl



# B1L001S, U22-ch59

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.5425  
Width : 2.771  
Height : 20.044

Entries	772
Mean	44.06
Std Dev	11.44

ampl



# B1L001S, U22-ch60

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4731  
Width : 2.392  
Height : 20.015

Entries	776
Mean	43.93
Std Dev	11.59

ampl



# B1L001S, U22-ch61

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.0638**  
**Width : 2.647**  
**Height : 19.998**

Entries	763
Mean	44.23
Std Dev	11.45

ampl



# B1L001S, U22-ch62

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.7077**  
**Width : 2.265**  
**Height : 19.939**

Entries	728
Mean	45.1
Std Dev	10.97

ampl





# B1L001S, U22-ch63

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.8899**  
**Width : 2.396**  
**Height : 19.827**

Entries	720
Mean	45.31
Std Dev	10.8

ampl



# B1L001S, U22-ch64

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.8785**  
**Width : 2.257**  
**Height : 20.002**

Entries	746
Mean	44.68
Std Dev	11.17

ampl



# B1L001S, U22-ch65

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.4502  
Width : 3.140  
Height : 20.073

Entries	738
Mean	44.88
Std Dev	11.02

ampl



# B1L001S, U22-ch66

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9197**  
**Width : 2.502**  
**Height : 20.002**

Entries	728
Mean	45.12
Std Dev	10.9

ampl



# B1L001S, U22-ch67

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.3339  
Width : 2.691  
Height : 20.023

Entries	736
Mean	44.91
Std Dev	11.08

ampl



# B1L001S, U22-ch68

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.7405**  
**Width : 3.090**  
**Height : 20.020**

Entries	730
Mean	45.06
Std Dev	10.95

ampl



# B1L001S, U22-ch69

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5334**  
**Width : 2.864**  
**Height : 19.997**

Entries	752
Mean	44.5
Std Dev	11.31

ampl



# B1L001S, U22-ch70

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.2573  
Width : 2.617  
Height : 20.049

Entries	762
Mean	44.23
Std Dev	11.51

ampl





# B1L001S, U22-ch71

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9694**  
**Width : 2.662**  
**Height : 19.979**

Entries	767
Mean	44.11
Std Dev	11.54

ampl



# B1L001S, U22-ch72

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry


20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.1574**  
**Width : 2.585**  
**Height : 19.923**

Entries	762
Mean	44.12
Std Dev	11.8

ampl

0 10 20 30 40 50 60 70



# B1L001S, U22-ch73

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.1972**  
**Width : 2.367**  
**Height : 19.980**

Entries	767
Mean	44.08
Std Dev	11.62

ampl



# B1L001S, U22-ch74

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4815  
Width : 2.719  
Height : 19.967

Entries	772
Mean	44.04
Std Dev	11.48

ampl



# B1L001S, U22-ch75

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.2845**  
**Width : 3.087**  
**Height : 20.097**

Entries	783
Mean	43.68
Std Dev	11.87

ampl



# B1L001S, U22-ch76

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.2304**  
**Width : 3.596**  
**Height : 20.116**

Entries	764
Mean	44.15
Std Dev	11.59

ampl



# B1L001S, U22-ch77

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.4699  
Width : 3.197  
Height : 20.103

Entries	740
Mean	44.78
Std Dev	11.18

ampl



# B1L001S, U22-ch78

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.3059**  
**Width : 2.585**  
**Height : 20.055**

Entries	720
Mean	45.3
Std Dev	10.87

ampl





# B1L001S, U22-ch79

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7229**  
**Width : 3.340**  
**Height : 20.073**

Entries	771
Mean	43.99
Std Dev	11.65

ampl



# B1L001S, U22-ch80

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.1337**  
**Width : 2.215**  
**Height : 20.032**

Entries	725
Mean	45.2
Std Dev	10.91

ampl



# B1L001S, U22-ch81

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.1133**  
**Width : 2.344**  
**Height : 19.973**

Entries	721
Mean	45.27
Std Dev	10.88

ampl



# B1L001S, U22-ch82

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0755**  
**Width : 3.017**  
**Height : 20.068**

Entries	746
Mean	44.61
Std Dev	11.33

ampl



# B1L001S, U22-ch83

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7532  
Width : 2.251  
Height : 19.978

Entries	747
Mean	44.68
Std Dev	11.1

ampl



# B1L001S, U22-ch84

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.1937**  
**Width : 2.052**  
**Height : 20.005**

Entries	763
Mean	44.28
Std Dev	11.34

ampl



# B1L001S, U22-ch85

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9913**  
**Width : 2.818**  
**Height : 20.074**

Entries	726
Mean	45.15
Std Dev	10.96

ampl



# B1L001S, U22-ch86

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.3629**  
**Width : 3.144**  
**Height : 19.976**

Entries	758
Mean	44.31
Std Dev	11.45

ampl





# B1L001S, U22-ch87

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.7123  
Width : 2.320  
Height : 19.998

Entries	752
Mean	44.55
Std Dev	11.18


ampl



# B1L001S, U22-ch88

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U22-ch89

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0740**  
**Width : 3.049**  
**Height : 20.003**

Entries	741
Mean	44.79
Std Dev	11.09

ampl



# B1L001S, U22-ch90

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.7785**  
**Width : 3.280**  
**Height : 20.117**

Entries	778
Mean	43.78
Std Dev	11.86

ampl



# B1L001S, U22-ch91

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0479**  
**Width : 2.199**  
**Height : 19.981**

Entries	743
Mean	44.74
Std Dev	11.16


ampl



# B1L001S, U22-ch92

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U22-ch93

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.6902**  
**Width : 3.061**  
**Height : 20.025**

Entries	730
Mean	45
Std Dev	11.13

ampl



# B1L001S, U22-ch94

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.3836  
Width : 2.468  
Height : 20.053

Entries	737
Mean	44.93
Std Dev	10.97

ampl





# B1L001S, U22-ch95

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.2784**  
**Width : 2.417**  
**Height : 19.878**

Entries	775
Mean	43.9
Std Dev	11.69

ampl



# B1L001S, U22-ch96

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry


20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.6570**  
**Width : 3.134**  
**Height : 20.047**

Entries	733
Mean	44.95
Std Dev	11.09

ampl

0 10 20 30 40 50 60 70



# B1L001S, U22-ch97

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5961  
Width : 2.824  
Height : 20.013

Entries	732
Mean	44.99
Std Dev	11.04

ampl



# B1L001S, U22-ch98

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.0730  
Width : 3.017  
Height : 20.101

Entries	750
Mean	44.53
Std Dev	11.32

ampl



# B1L001S, U22-ch99

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 29.5369  
Width : 2.827  
Height : 20.150

Entries	703
Mean	45.75
Std Dev	10.55

ampl



# B1L001S, U22-ch100

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.5810**  
**Width : 3.123**  
**Height : 20.070**

Entries	747
Mean	44.67
Std Dev	11.12

ampl



# B1L001S, U22-ch101

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.1551**  
**Width : 2.803**  
**Height : 20.068**

Entries	715
Mean	45.39
Std Dev	10.86

ampl



# B1L001S, U22-ch102

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 29.1238**  
**Width : 2.462**  
**Height : 20.067**

Entries	702
Mean	45.77
Std Dev	10.6

ampl






# B1L001S, U22-ch103

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	716
Mean	45.35
Std Dev	10.95

**Turn on : 28.3401**  
**Width : 2.076**  
**Height : 19.879**

Entry



# B1L001S, U22-ch104

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4935  
Width : 2.600  
Height : 20.015

Entries	774
Mean	43.97
Std Dev	11.58

ampl



# B1L001S, U22-ch105

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.0414**  
**Width : 1.884**  
**Height : 19.993**

Entries	743
Mean	44.8
Std Dev	11.02

ampl



# B1L001S, U22-ch106

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.8070**  
**Width : 2.493**  
**Height : 20.049**

Entries	769
Mean	44.05
Std Dev	11.65

ampl



# B1L001S, U22-ch107

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.5952**  
**Width : 2.258**  
**Height : 19.959**

Entries	730
Mean	45.06
Std Dev	10.98

ampl



# B1L001S, U22-ch108

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.5564  
Width : 2.985  
Height : 20.007

Entries	753
Mean	44.46
Std Dev	11.34

ampl



# B1L001S, U22-ch109

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.1410**  
**Width : 2.924**  
**Height : 20.018**

Entries	762
Mean	44.24
Std Dev	11.45

ampl



# B1L001S, U22-ch110

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.4202  
Width : 3.026  
Height : 20.011

Entries	779
Mean	43.78
Std Dev	11.78

ampl





# B1L001S, U22-ch111

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.3396**  
**Width : 2.407**  
**Height : 20.025**

Entries	738
Mean	44.87
Std Dev	11.08

ampl



# B1L001S, U22-ch112

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.4916  
Width : 3.127  
Height : 20.107

Entries	738
Mean	44.83
Std Dev	11.2

ampl



# B1L001S, U22-ch113

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.9450**  
**Width : 2.271**  
**Height : 19.970**

Entries	728
Mean	45.07
Std Dev	11.08

ampl



# B1L001S, U22-ch114

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.7061**  
**Width : 3.109**  
**Height : 20.052**

Entries	733
Mean	44.97
Std Dev	11.01

ampl



# B1L001S, U22-ch115

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.8351  
Width : 2.398  
Height : 20.014

Entries	729
Mean	45.12
Std Dev	10.88

ampl



# B1L001S, U22-ch116

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5281  
Width : 3.417  
Height : 20.059

Entries	735
Mean	44.9
Std Dev	11.11

ampl



# B1L001S, U22-ch117

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.5595  
Width : 2.950  
Height : 20.031

Entries	736
Mean	44.87
Std Dev	11.15

ampl



# B1L001S, U22-ch118

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 28.1925**  
**Width : 2.917**  
**Height : 20.058**

Entries	723
Mean	45.21
Std Dev	10.94

ampl





# B1L001S, U22-ch119

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 27.6880**  
**Width : 2.666**  
**Height : 20.067**

Entries	739
Mean	44.82
Std Dev	11.13

ampl



# B1L001S, U22-ch120

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 26.9518  
Width : 3.402  
Height : 20.022

Entries	743
Mean	44.69
Std Dev	11.23

ampl



# B1L001S, U22-ch121

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9647**  
**Width : 3.760**  
**Height : 20.070**

Entries	760
Mean	44.33
Std Dev	11.32

ampl



# B1L001S, U22-ch122

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 27.4449  
Width : 2.409  
Height : 19.923

Entries	732
Mean	45
Std Dev	11.03

ampl



# B1L001S, U22-ch123

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 24.9477**  
**Width : 2.444**  
**Height : 19.944**

Entries	783
Mean	43.72
Std Dev	11.78

ampl



# B1L001S, U22-ch124

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 26.1819**  
**Width : 2.612**  
**Height : 19.986**

Entries	760
Mean	44.34
Std Dev	11.31

ampl



# B1L001S, U22-ch125

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

**Turn on : 25.9475**  
**Width : 2.994**  
**Height : 19.964**

Entries	764
Mean	44.14
Std Dev	11.59

ampl



# B1L001S, U22-ch126

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

20  
18  
16  
14  
12  
10  
8  
6  
4  
2  
0

Turn on : 25.3369  
Width : 2.637  
Height : 20.072

Entries	784
Mean	43.67
Std Dev	11.87

ampl






# B1L001S, U22-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	720
Mean	45.28
Std Dev	10.9

**Turn on : 28.2315**  
**Width : 2.437**  
**Height : 19.953**

Entry



# B1L001S, U22-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entries	720
Mean	45.28
Std Dev	10.9

**Turn on : 28.2315**  
**Width : 2.437**  
**Height : 19.953**

Entry

