






B1L102S, U3-ch1, adc7 calib_packv5_042523_0143.root, FC#11, port A2

















































B1L102S, U3-ch3, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

























B1L102S, U3-ch6, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** Mean 20 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





































































B1L102S, U3-ch9, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 2 Mean 9.5 9.5 Std Dev 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl





































































0

























B1L102S, U3-ch13, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































































































































































































































B1L102S, U3-ch24, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











B1L102S, U3-ch25, adc3





































B1L102S, U3-ch26, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


























































B1L102S, U3-ch29, adc3




































































































































0














B1L102S, U3-ch35, adc3





















































































B1L102S, U3-ch38, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L102S, U3-ch42, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U3-ch43, adc7 calib_packv5_042523_0143.root, FC#11, port A2

































































































B1L102S, U3-ch47, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U3-ch48, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U3-ch49, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

























































B1L102S, U3-ch52, adc3





































B1L102S, U3-ch53, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B1L102S, U3-ch59, adc7 calib_packv5_042523_0143.root, FC#11, port A2

















































B1L102S, U3-ch61, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0































































B1L102S, U3-ch65, adc4











0

































































































0

















































































































































2









































































































































































































































































B1L102S, U3-ch86, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L102S, U3-ch89, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U3-ch90, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















































































B1L102S, U3-ch94, adc4


































0
























B1L102S, U3-ch96, adc7 calib_packv5_042523_0143.root, FC#11, port A2


0









































































B1L102S, U3-ch99, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




























































































































































































































































































































































































































B1L102S, U3-ch117, adc3




















B1L102S, U3-ch118, adc3

