



# B1L001S, U13-ch0

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch1

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch2

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch3

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch4

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch5

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch6

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch7

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch8

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch9

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch10

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch11

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch12

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch13

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch14

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U13-ch15

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch16

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch17

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch18

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch19

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch20

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch21

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch22

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry





# B1L001S, U13-ch23

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch24

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch25

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch26

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch27

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch28

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch29

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch30

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch31

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch32

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch33

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch34

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch35

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch36

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch37

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch38

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch39

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch40

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch41

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch42

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch43

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch44

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch45

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch46

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0



# B1L001S, U13-ch47

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch48

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch49

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch50

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch51

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch52

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch53

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch54

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U13-ch55

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch56

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch57

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch58

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch59

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch60

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch61

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch62

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0



# B1L001S, U13-ch63

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch64

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch65

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch66

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U13-ch67

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch68

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch69

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch70

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0



# B1L001S, U13-ch71

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch72

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch73

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch74

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch75

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U13-ch76

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch77

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch78

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch79

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch80

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch81

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch82

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch83

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch84

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch85

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch86

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U13-ch87

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch88

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch89

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch90

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch91

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch92

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U13-ch93

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch94

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch95

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch96

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch97

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch98

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch99

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch100

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch101

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch102

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000





# B1L001S, U13-ch103

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U13-ch104

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	3
Mean	0
Std Dev	0

# B1L001S, U13-ch105

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U13-ch106

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch107

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch108

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch109

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch110

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry





# B1L001S, U13-ch111

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch112

calib\_packv5\_042523\_0143.root, FC#2, port C2


Entry



# B1L001S, U13-ch113

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



# B1L001S, U13-ch114

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch115

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch116

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch117

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch118

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0



# B1L001S, U13-ch119

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch120

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	4
Mean	0
Std Dev	0

# B1L001S, U13-ch121

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch122

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch123

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	2
Mean	0
Std Dev	0

# B1L001S, U13-ch124

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	0
Mean	0
Std Dev	0

# B1L001S, U13-ch125

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch126

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0



# B1L001S, U13-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry




Entries	1
Mean	0
Std Dev	0

# B1L001S, U13-ch127

calib\_packv5\_042523\_0143.root, FC#2, port C2

Entry



Entries	1
Mean	0
Std Dev	0