






B0L101S, U4-ch4 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6











B0L101S, U4-ch9 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70


ampl


10

20












B0L101S, U4-ch14 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height: 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U4-ch15 calib_packv5_042523_0143.root, FC#1, port C1









B0L101S, U4-ch18 2523_0143.root, FC#1, port C1





B0L101S, U4-ch19 2523_0143.root, FC#1, port C1







B0L101S, U4-ch21 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height: 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







B0L101S, U4-ch24 2523_0143.root, FC#1, port C1










B0L101S, U4-ch27 calib_packv5_042523_0143.root, FC#1, port C1






B0L101S, U4-ch29 2523_0143.root, FC#1, port C1






B0L101S, U4-ch31 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height: 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




B0L101S, U4-ch33 2523_0143.root, FC#1, port C1





B0L101S, U4-ch34 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0

2



B0L101S, U4-ch35 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U4-ch37 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40

50

60

70

ampl



B0L101S, U4-ch39 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70


ampl

10

20









B0L101S, U4-ch43 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2





B0L101S, U4-ch45 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl



B0L101S, U4-ch47 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U4-ch48 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on : 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5

10

20

30

40

50


60


70


ampl


B0L101S, U4-ch49 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl















B0L101S, U4-ch55 2523_0143.root, FC#1, port C1














B0L101S, U4-ch60 2523 0143.root, FC#1, port C1





B0L101S, U4-ch61 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U4-ch63 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U4-ch65 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40

50

60

70


ampl




B0L101S, U4-ch67 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl


B0L101S, U4-ch68 2523_0143.root, FC#1, port C1



B0L101S, U4-ch69 2523_0143.root, FC#1, port C1




B0L101S, U4-ch70 2523_0143.root, FC#1, port C1



B0L101S, U4-ch71 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl



B0L101S, U4-ch73 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

B0L101S, U4-ch74 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40

50


60


70


ampl



B0L101S, U4-ch76 calib_packv5_042523_0143.root, FC#1, port C1










B0L101S, U4-ch79 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl


B0L101S, U4-ch80 2523_0143.root, FC#1, port C1







B0L101S, U4-ch83 2523_0143.root, FC#1, port C1




B0L101S, U4-ch84 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 4 Mean 0 Std Dev 0 3.5 Turn on : 5.0000 Width : 0.000 Height : 1.000 3 2.5 2 1.5 1 0.5 10 20 30 40 50 60 70

ampl


B0L101S, U4-ch85 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl





B0L101S, U4-ch87 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl













B0L101S, U4-ch93 2523_0143.root, FC#1, port C1





B0L101S, U4-ch95 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20





















B0L101S, U4-ch103 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


B0L101S, U4-ch104 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 2 Mean 13 21.38 Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl













B0L101S, U4-ch110 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







B0L101S, U4-ch113 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl


B0L101S, U4-ch114 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl



B0L101S, U4-ch116 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5










B0L101S, U4-ch119 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl







B0L101S, U4-ch123 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

