





B1L001S, U9-ch7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


































































#### B1L001S, U9-ch31 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** Mean Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000


1


0


0






























































































































































































































B1L001S, U9-ch108 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60


70


ampl













### B1L001S, U9-ch114 42523\_0143.root, FC#2, port C2





B1L001S, U9-ch116 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40

50


60


70


ampl

















## B1L001S, U9-ch124 42523\_0143.root, FC#2, port C2

