






# B1L001S, U3-ch3 523\_0143.root, FC#2, port C2



















B1L001S, U3-ch9 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































































































































































# B1L001S, U3-ch71 calib\_packv5\_042523\_0143.root, FC#2, port C2 Turn on : 5.0000





1


0

0


























#### B1L001S, U3-ch81 2523\_0143.root, FC#2, port C2



































































B1L001S, U3-ch104 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl










B1L001S, U3-ch108 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2








### B1L001S, U3-ch110 42523\_0143.root, FC#2, port C2
















B1L001S, U3-ch117 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40

50

60

70

ampl

B1L001S, U3-ch118 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

