






B1L003S, U3-ch0, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































































































































B1L003S, U3-ch8, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

















































B1L003S, U3-ch12, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L003S, U3-ch15, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































































B1L003S, U3-ch18, adc7 calib_packv5_042523_0143.root, FC#13, port D2
















































B1L003S, U3-ch20, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch21, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch22, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































B1L003S, U3-ch24, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch25, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

























B1L003S, U3-ch28, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L003S, U3-ch31, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































2

























B1L003S, U3-ch35, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch36, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L003S, U3-ch39, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch40, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L003S, U3-ch43, adc7 calib_packv5_042523_0143.root, FC#13, port D2









































































B1L003S, U3-ch46, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L003S, U3-ch49, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0
























































































































B1L003S, U3-ch55, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L003S, U3-ch57, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

































































































0

























B1L003S, U3-ch63, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































2

















































B1L003S, U3-ch68, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

















































B1L003S, U3-ch71, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L003S, U3-ch73, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L003S, U3-ch77, adc7 calib_packv5_042523_0143.root, FC#13, port D2








































































B1L003S, U3-ch80, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch81, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L003S, U3-ch83, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

























B1L003S, U3-ch86, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































































































































B1L003S, U3-ch92, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L003S, U3-ch93, adc7 calib_packv5_042523_0143.root, FC#13, port D2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































































































































































































































































































0

