



B0L101S, U12-ch10 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl






B0L101S, U12-ch13 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U12-ch14 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl


B0L101S, U12-ch15 42523_0143.root, FC#1, port C1




B0L101S, U12-ch16 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60

70

ampl



B0L101S, U12-ch18 42523_0143.root, FC#1, port C1





B0L101S, U12-ch19 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 4 Mean Std Dev 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5 2


4


0


0












B0L101S, U12-ch24 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 3 Mean Std Dev Turn on: 5.0000 Width : 0.000 Height : 1.000 2





B0L101S, U12-ch25 calib_packv5_042523_0143.root, FC#1, port C1


1

0

0










B0L101S, U12-ch28 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl








B0L101S, U12-ch32 calib_packv5_042523_0143.root, FC#1, port C1

1


0


0




B0L101S, U12-ch33 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


B0L101S, U12-ch34 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl








B0L101S, U12-ch37 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl












B0L101S, U12-ch43 42523_0143.root, FC#1, port C1



B0L101S, U12-ch44 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

B0L101S, U12-ch45 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U12-ch46 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U12-ch47 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30

40

50

60


70


ampl


B0L101S, U12-ch48 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U12-ch49 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2











B0L101S, U12-ch52 calib_packv5_042523_0143.root, FC#1, port C1














B0L101S, U12-ch58 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40


50

60

70

ampl

B0L101S, U12-ch59 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U12-ch60 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 3 Mean Std Dev Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5


3


0


0

















B0L101S, U12-ch67 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5

10

20

30

40


50

60

70


ampl


B0L101S, U12-ch68 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B0L101S, U12-ch70 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl











B0L101S, U12-ch76 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B0L101S, U12-ch77 calib_packv5_042523_0143.root, FC#1, port C1 **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6

1

0


0





B0L101S, U12-ch78 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B0L101S, U12-ch79 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl












B0L101S, U12-ch84 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

B0L101S, U12-ch85 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B0L101S, U12-ch87 calib_packv5_042523_0143.root, FC#1, port C1 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5








B0L101S, U12-ch89 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B0L101S, U12-ch96 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40

50

60

70

ampl

B0L101S, U12-ch97 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

