






0






















1




























B1L100S, U6-ch4, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L100S, U6-ch8, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0






















B1L100S, U6-ch10, adc7 calib_packv5_042523_0143.root, FC#4, port A2 **Entries** Mean Std Dev


1


0


0









































































B1L100S, U6-ch13, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L100S, U6-ch16, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






















B1L100S, U6-ch17, adc7 calib_packv5_042523_0143.root, FC#4, port A2









































































B1L100S, U6-ch20, adc7 calib_packv5_042523_0143.root, FC#4, port A2
















































B1L100S, U6-ch22, adc7 calib_packv5_042523_0143.root, FC#4, port A2


1

































































































B1L100S, U6-ch26, adc7 calib_packv5_042523_0143.root, FC#4, port A2

























B1L100S, U6-ch27, adc7 calib_packv5_042523_0143.root, FC#4, port A2















B1L100S, U6-ch28, adc4






















































B1L100S, U6-ch30, adc7 calib_packv5_042523_0143.root, FC#4, port A2 **Entries** Mean Std Dev


1


0


0
































































































B1L100S, U6-ch34, adc7 calib_packv5_042523_0143.root, FC#4, port A2

























B1L100S, U6-ch35, adc7 calib_packv5_042523_0143.root, FC#4, port A2
























































































































B1L100S, U6-ch40, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


























































































B1L100S, U6-ch44, adc7 calib_packv5_042523_0143.root, FC#4, port A2 **Entries** Mean


1


0


0

















































B1L100S, U6-ch46, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































































B1L100S, U6-ch49, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20






























































































B1L100S, U6-ch53, adc7 calib_packv5_042523_0143.root, FC#4, port A2






































































B1L100S, U6-ch56, adc7 5_042523_0143.root, FC#4, port A2













































































































































































































































B1L100S, U6-ch66, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl




































































































































































B1L100S, U6-ch73, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



















B1L100S, U6-ch74, adc7 calib_packv5_042523_0143.root, FC#4, port A2


1


0


0

















































B1L100S, U6-ch76, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L100S, U6-ch77, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl












































































































































































































































B1L100S, U6-ch87, adc7 calib_packv5_042523_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl









































































































B1L100S, U6-ch92, adc3








































































































B1L100S, U6-ch96, adc7 calib_packv5_042523_0143.root, FC#4, port A2

