






## B0L101S, U7-ch4 calib\_packv5\_042523\_0143.root, FC#1, port C1































































#### B0L101S, U7-ch25 2523\_0143.root, FC#1, port C1







# B0L101S, U7-ch27 calib\_packv5\_042523\_0143.root, FC#1, port C1











B0L101S, U7-ch31 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





B0L101S, U7-ch34 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50

60

70

ampl





B0L101S, U7-ch37 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30

40


50


60


70


ampl


#### B0L101S, U7-ch38 2523\_0143.root, FC#1, port C1













## B0L101S, U7-ch43 calib\_packv5\_042523\_0143.root, FC#1, port C1






B0L101S, U7-ch45 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

#### B0L101S, U7-ch46 2523\_0143.root, FC#1, port C1



B0L101S, U7-ch47 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50


60

70


ampl


10


20





#### B0L101S, U7-ch49 2523\_0143.root, FC#1, port C1















































### B0L101S, U7-ch65 2523\_0143.root, FC#1, port C1







B0L101S, U7-ch67 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




# B0L101S, U7-ch69 calib\_packv5\_042523\_0143.root, FC#1, port C1












# B0L101S, U7-ch73 calib\_packv5\_042523\_0143.root, FC#1, port C1





### B0L101S, U7-ch74 2523\_0143.root, FC#1, port C1




B0L101S, U7-ch75 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2










# B0L101S, U7-ch78 calib\_packv5\_042523\_0143.root, FC#1, port C1







### B0L101S, U7-ch80 2523 0143.root, FC#1, port C1









B0L101S, U7-ch84 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10

20

30

40

50

60

70


ampl


B0L101S, U7-ch85 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2

2

0

0







#### B0L101S, U7-ch87 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4

2


0


0







## B0L101S, U7-ch88 2523\_0143.root, FC#1, port C1










# B0L101S, U7-ch91 calib\_packv5\_042523\_0143.root, FC#1, port C1







### B0L101S, U7-ch93 2523\_0143.root, FC#1, port C1







## B0L101S, U7-ch95 2523\_0143.root, FC#1, port C1







### B0L101S, U7-ch97 2523\_0143.root, FC#1, port C1










B0L101S, U7-ch100 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl









B0L101S, U7-ch104 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4











B0L101S, U7-ch107 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl











B0L101S, U7-ch113 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10

20

30


40


50


60

70


ampl








## B0L101S, U7-ch117 calib\_packv5\_042523\_0143.root, FC#1, port C1





B0L101S, U7-ch119 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50


60

70

ampl









# B0L101S, U7-ch123 calib\_packv5\_042523\_0143.root, FC#1, port C1

1

0

0





B0L101S, U7-ch125 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6

