



# B1L103S, U15-ch0, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	21.68
Std Dev	9.586

**Gaus mean : 25.9978**

**Gaus Width: 4.3098**



# B1L103S, U15-ch0, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	29.56
Std Dev	10.09

**Gaus mean : 33.2745**

**Gaus Width: 4.1538**



# B1L103S, U15-ch0, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	36.41
Std Dev	10.64

**Gaus mean : 41.9290**

**Gaus Width: 4.9307**




# B1L103S, U15-ch0, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	44.93
Std Dev	3.691




# B1L103S, U15-ch0, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	51.19
Std Dev	4.096



# B1L103S, U15-ch0, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch0, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	15
Mean	60.33
Std Dev	2.181




# B1L103S, U15-ch0, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	13
Mean	10.92
Std Dev	22.3


Entry



# B1L103S, U15-ch1, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	25.38
Std Dev	10.11

**Gaus mean : 29.4432**

**Gaus Width: 4.5441**

# B1L103S, U15-ch1, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	35.75
Std Dev	3.796

**Gaus mean : 36.3856**


**Gaus Width: 4.5594**



# B1L103S, U15-ch1, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch1, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	41
Mean	42.63
Std Dev	14.6

# B1L103S, U15-ch1, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	54.84
Std Dev	3.465

# B1L103S, U15-ch1, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	21
Mean	59
Std Dev	2.488

ampl



# B1L103S, U15-ch1, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	53.14
Std Dev	21.71

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch1, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.727
Std Dev	18.11


Entry



# B1L103S, U15-ch2, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	42
Mean	25.93
Std Dev	8.14

**Gaus mean : 29.7213**

**Gaus Width: 5.9074**

# B1L103S, U15-ch2, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	32.86
Std Dev	8.838

**Gaus mean : 37.4320**

**Gaus Width: 9.0192**



# B1L103S, U15-ch2, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	37.76
Std Dev	13.5

**Gaus mean : 58.9060**

**Gaus Width: 25.0163**



# B1L103S, U15-ch2, adc3


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	31
Mean	48.39
Std Dev	4.323

ampl



# B1L103S, U15-ch2, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	30
Mean	54.4
Std Dev	3.826


ampl



# B1L103S, U15-ch2, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch2, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch2, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0

Entries	12
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U15-ch3, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	27.21
Std Dev	7.281

**Gaus mean : 29.2068**

**Gaus Width: 2.9468**



# B1L103S, U15-ch3, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	35.74
Std Dev	6.999

**Gaus mean : 36.8063**


**Gaus Width: 4.4049**



# B1L103S, U15-ch3, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch3, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	47.59
Std Dev	3.059



# B1L103S, U15-ch3, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	54.59
Std Dev	3.059

# B1L103S, U15-ch3, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch3, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch3, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60


ampl

70

# B1L103S, U15-ch4, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch4, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	33.79
Std Dev	3.636

**Gaus mean : 35.4433**


**Gaus Width: 5.2082**



# B1L103S, U15-ch4, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch4, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	41.35
Std Dev	16.04



# B1L103S, U15-ch4, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch4, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.19
Std Dev	2.326



# B1L103S, U15-ch4, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch4, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8



# B1L103S, U15-ch5, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	24.77
Std Dev	9.799

**Gaus mean : 28.9471**


**Gaus Width: 3.6448**



# B1L103S, U15-ch5, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch5, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	34.58
Std Dev	14.93

**Gaus mean : 42.1507**

**Gaus Width: 3.7985**




# B1L103S, U15-ch5, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	45.79
Std Dev	11.22




# B1L103S, U15-ch5, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	55.53
Std Dev	3.296



# B1L103S, U15-ch5, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	57.16
Std Dev	13.57

# B1L103S, U15-ch5, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch5, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	9
Mean	2.222
Std Dev	6.285



# B1L103S, U15-ch6, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	46
Mean	26.41
Std Dev	7.991

**Gaus mean : 28.6904**  
**Gaus Width: 5.2194**

# B1L103S, U15-ch6, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	34.28
Std Dev	7.103

**Gaus mean : 36.9886**  
**Gaus Width: 5.0739**

# B1L103S, U15-ch6, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch6, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	43.78
Std Dev	10.97




# B1L103S, U15-ch6, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	52.3
Std Dev	3.475



# B1L103S, U15-ch6, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch6, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch6, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12

10

8

6

4


2

0

Entries	15
Mean	5.533
Std Dev	16.14

ampl

0 10 20 30 40 50 60 70



# B1L103S, U15-ch7, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	24.5
Std Dev	10.04

**Gaus mean : 28.5811**


**Gaus Width: 4.2008**



# B1L103S, U15-ch7, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch7, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.84
Std Dev	13.93

**Gaus mean : 42.2845**

**Gaus Width: 7.4130**




# B1L103S, U15-ch7, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	45.63
Std Dev	9.526




# B1L103S, U15-ch7, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.38
Std Dev	3.059



# B1L103S, U15-ch7, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch7, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch7, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	7.273
Std Dev	17.84



# B1L103S, U15-ch8, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	26.34
Std Dev	7.12

**Gaus mean : 27.9057**

**Gaus Width: 3.5753**



# B1L103S, U15-ch8, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.14
Std Dev	3.059

**Gaus mean : 36.3344**


**Gaus Width: 4.5623**



# B1L103S, U15-ch8, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	25
Mean	39.84
Std Dev	8.771


**Gaus mean : 42.7784**  
**Gaus Width: 5.2729**

# B1L103S, U15-ch8, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	43.06
Std Dev	13.32



# B1L103S, U15-ch8, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	53.55
Std Dev	3.251

# B1L103S, U15-ch8, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch8, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	60.25
Std Dev	2.487

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch8, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch9, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0


Entries	35
Mean	18.17
Std Dev	13.36

**Gaus mean : 30.1855**

**Gaus Width: 5.8905**

0 10 20 30 40 50 60 70

ampl



# B1L103S, U15-ch9, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	30.98
Std Dev	10.52

**Gaus mean : 34.4989**

**Gaus Width: 4.0650**



# B1L103S, U15-ch9, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	33.81
Std Dev	15.1

**Gaus mean : 40.3136**

**Gaus Width: 3.0174**




# B1L103S, U15-ch9, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	47.08
Std Dev	3.774



# B1L103S, U15-ch9, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	53.41
Std Dev	3.427

# B1L103S, U15-ch9, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch9, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch9, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch10, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	21.31
Std Dev	10.06

**Gaus mean : 26.1466**

**Gaus Width: 5.3134**



# B1L103S, U15-ch10, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	34.04
Std Dev	4.027

**Gaus mean : 33.4949**

**Gaus Width: 5.0170**



# B1L103S, U15-ch10, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	36.65
Std Dev	13.13

**Gaus mean : 42.0723**


**Gaus Width: 4.6005**



# B1L103S, U15-ch10, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch10, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch10, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	58.59
Std Dev	2.85



# B1L103S, U15-ch10, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch10, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.875
Std Dev	20.84



# B1L103S, U15-ch11, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	26.23
Std Dev	9.681

**Gaus mean : 29.5658**


**Gaus Width: 4.4008**



# B1L103S, U15-ch11, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	26
Mean	35.81
Std Dev	2.935

# B1L103S, U15-ch11, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	40.36
Std Dev	9.95

**Gaus mean : 43.0399**

**Gaus Width: 4.1316**




# B1L103S, U15-ch11, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	40.31
Std Dev	19.07




# B1L103S, U15-ch11, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	55.33
Std Dev	3.127



# B1L103S, U15-ch11, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries	26
Mean	59.96
Std Dev	2.426

ampl

0

10

20

30

40

50

60

70

# B1L103S, U15-ch11, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch11, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch12, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	23.79
Std Dev	10.98

**Gaus mean : 29.6057**

**Gaus Width: 3.2034**



# B1L103S, U15-ch12, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	36.91
Std Dev	3.483

**Gaus mean : 36.9251**

**Gaus Width: 4.1988**



# B1L103S, U15-ch12, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	38.57
Std Dev	13.67

**Gaus mean : 43.7279**

**Gaus Width: 3.6196**




# B1L103S, U15-ch12, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	45.19
Std Dev	13.94



# B1L103S, U15-ch12, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch12, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	23
Mean	59.13
Std Dev	2.691

# B1L103S, U15-ch12, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	10
Mean	54.4
Std Dev	18.23

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch12, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev

0

# B1L103S, U15-ch13, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	22.61
Std Dev	11.87

**Gaus mean : 29.6256**


**Gaus Width: 4.3358**



# B1L103S, U15-ch13, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch13, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	33.29
Std Dev	16.69

**Gaus mean : 41.3447**


**Gaus Width: 3.4508**



# B1L103S, U15-ch13, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch13, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	55.23
Std Dev	3.539



# B1L103S, U15-ch13, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	16
Mean	60.38
Std Dev	2.803

# B1L103S, U15-ch13, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch13, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch14, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	23.57
Std Dev	10.81

**Gaus mean : 28.5338**

**Gaus Width: 4.8302**



# B1L103S, U15-ch14, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.08
Std Dev	3.191

**Gaus mean : 35.5419**

**Gaus Width: 3.8841**



# B1L103S, U15-ch14, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	37.41
Std Dev	14.05

**Gaus mean : 43.3404**

**Gaus Width: 4.7754**




# B1L103S, U15-ch14, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	41.03
Std Dev	16.72




# B1L103S, U15-ch14, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	53.96
Std Dev	3.396




# B1L103S, U15-ch14, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	56.72
Std Dev	11.83



# B1L103S, U15-ch14, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch14, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.727
Std Dev	18.11

Entry



# B1L103S, U15-ch15, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	25.13
Std Dev	12.22

**Gaus mean : 31.0082**

**Gaus Width: 4.4919**



# B1L103S, U15-ch15, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	37.71
Std Dev	2.943

**Gaus mean : 40.0933**

**Gaus Width: 5.8517**



# B1L103S, U15-ch15, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	37.97
Std Dev	15.83

**Gaus mean : 44.4976**


**Gaus Width: 4.7844**



# B1L103S, U15-ch15, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch15, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch15, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	57.5
Std Dev	12.79



# B1L103S, U15-ch15, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch15, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	2.667
Std Dev	7.542



# B1L103S, U15-ch16, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	22.32
Std Dev	11.43

**Gaus mean : 28.5978**


**Gaus Width: 5.4718**



# B1L103S, U15-ch16, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch16, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	38.65
Std Dev	9.223

**Gaus mean : 40.7203**

**Gaus Width: 3.7530**




# B1L103S, U15-ch16, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	37.73
Std Dev	18.15



# B1L103S, U15-ch16, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch16, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch16, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	12
Mean	60.17
Std Dev	2.672

ampl






# B1L103S, U15-ch16, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.3
Std Dev	18.9



# B1L103S, U15-ch17, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	24.87
Std Dev	11.67

**Gaus mean : 30.4251**

**Gaus Width: 4.1775**



# B1L103S, U15-ch17, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	32.27
Std Dev	13.1

**Gaus mean : 37.2507**


**Gaus Width: 3.9931**



# B1L103S, U15-ch17, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	40.31
Std Dev	10.89


**Gaus mean : 43.5656**  
**Gaus Width: 3.7666**

# B1L103S, U15-ch17, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	50.73
Std Dev	3.977



# B1L103S, U15-ch17, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	56.07
Std Dev	3.444

# B1L103S, U15-ch17, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch17, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch17, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch18, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	24.4
Std Dev	9.512

**Gaus mean : 28.6537**

**Gaus Width: 3.7414**



# B1L103S, U15-ch18, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	28.98
Std Dev	13.43

**Gaus mean : 35.5039**


**Gaus Width: 3.5463**



# B1L103S, U15-ch18, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch18, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	24
Mean	46.17
Std Dev	2.911



# B1L103S, U15-ch18, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch18, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	58.57
Std Dev	2.96



# B1L103S, U15-ch18, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch18, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	16.64
Std Dev	27.17



# B1L103S, U15-ch19, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.92
Std Dev	12.04

**Gaus mean : 30.2947**

**Gaus Width: 4.5700**



# B1L103S, U15-ch19, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	34.85
Std Dev	9.761

**Gaus mean : 37.5241**


**Gaus Width: 4.2539**



# B1L103S, U15-ch19, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	25
Mean	38.12
Std Dev	14.33

# B1L103S, U15-ch19, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	49.42
Std Dev	3.319




# B1L103S, U15-ch19, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	54.68
Std Dev	3.073




# B1L103S, U15-ch19, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	58.19
Std Dev	11.82



# B1L103S, U15-ch19, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch19, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch20, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	24.73
Std Dev	9.205

**Gaus mean : 28.8442**

**Gaus Width: 4.4853**



# B1L103S, U15-ch20, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	34
Std Dev	3.082

**Gaus mean : 34.5520**

**Gaus Width: 5.5420**



# B1L103S, U15-ch20, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	37.45
Std Dev	10

**Gaus mean : 40.0086**

**Gaus Width: 3.6174**




# B1L103S, U15-ch20, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	39.03
Std Dev	16.51




# B1L103S, U15-ch20, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	51.79
Std Dev	3.547




# B1L103S, U15-ch20, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	57.44
Std Dev	2.915



# B1L103S, U15-ch20, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch20, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	7.182
Std Dev	18.23



# B1L103S, U15-ch21, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	28.34
Std Dev	8.226

**Gaus mean : 29.7173**


**Gaus Width: 4.7377**



# B1L103S, U15-ch21, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch21, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	37.86
Std Dev	14

**Gaus mean : 43.3639**


**Gaus Width: 4.5272**



# B1L103S, U15-ch21, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch21, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	55.91
Std Dev	3.509



# B1L103S, U15-ch21, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch21, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch21, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch22, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	23.56
Std Dev	11.34

**Gaus mean : 28.8948**

**Gaus Width: 3.3236**



# B1L103S, U15-ch22, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.03
Std Dev	3.082

**Gaus mean : 35.8213**

**Gaus Width: 4.5374**



# B1L103S, U15-ch22, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	34.61
Std Dev	15.28

**Gaus mean : 40.7375**

**Gaus Width: 4.2598**




# B1L103S, U15-ch22, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	44.79
Std Dev	11.71




# B1L103S, U15-ch22, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	53.83
Std Dev	3.446



# B1L103S, U15-ch22, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch22, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	10
Mean	61.3
Std Dev	2.002




# B1L103S, U15-ch22, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0



# B1L103S, U15-ch23, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	24.74
Std Dev	10.73

**Gaus mean : 30.1669**

**Gaus Width: 4.9251**



# B1L103S, U15-ch23, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	35.76
Std Dev	3.116

**Gaus mean : 36.4589**

**Gaus Width: 4.3199**



# B1L103S, U15-ch23, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	38.76
Std Dev	12.5

**Gaus mean : 43.8739**

**Gaus Width: 3.0577**




# B1L103S, U15-ch23, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	43.35
Std Dev	16.65




# B1L103S, U15-ch23, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	55.81
Std Dev	3.052




# B1L103S, U15-ch23, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	60.27
Std Dev	2.733



# B1L103S, U15-ch23, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch23, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch24, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	23.88
Std Dev	8.521

**Gaus mean : 27.5186**


**Gaus Width: 3.8441**



# B1L103S, U15-ch24, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch24, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	31.7
Std Dev	15.25

**Gaus mean : 39.6558**

**Gaus Width: 4.4942**




# B1L103S, U15-ch24, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	45.16
Std Dev	7.877



# B1L103S, U15-ch24, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch24, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch24, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch24, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	10.17
Std Dev	22.75

Entry



# B1L103S, U15-ch25, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	25.73
Std Dev	12.33

**Gaus mean : 31.5095**


**Gaus Width: 4.6295**



# B1L103S, U15-ch25, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch25, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	37.26
Std Dev	15.8

**Gaus mean : 51.0449**

**Gaus Width: 34.6513**




# B1L103S, U15-ch25, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	49.97
Std Dev	3.729



# B1L103S, U15-ch25, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch25, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch25, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch25, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0



# B1L103S, U15-ch26, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	22.88
Std Dev	9.109

**Gaus mean : 26.7466**

**Gaus Width: 4.4085**



# B1L103S, U15-ch26, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	19
Mean	34.05
Std Dev	2.416

**Gaus mean : 34.1852**

**Gaus Width: 4.9334**



# B1L103S, U15-ch26, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	37.58
Std Dev	6.992

**Gaus mean : 40.1182**

**Gaus Width: 5.5472**




# B1L103S, U15-ch26, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	40.11
Std Dev	14.45




# B1L103S, U15-ch26, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	50.03
Std Dev	8.96




# B1L103S, U15-ch26, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	57.4
Std Dev	3.062



# B1L103S, U15-ch26, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch26, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch27, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	49
Mean	22.51
Std Dev	11.93

**Gaus mean : 28.7618**

**Gaus Width: 5.4291**


Entry



# B1L103S, U15-ch27, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch27, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch27, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	43.55
Std Dev	16.37



# B1L103S, U15-ch27, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	29
Mean	56.72
Std Dev	2.958


ampl



# B1L103S, U15-ch27, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch27, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	48.8
Std Dev	24.42



# B1L103S, U15-ch27, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch28, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	23.8
Std Dev	9.706

**Gaus mean : 30.1696**

**Gaus Width: 6.4123**



# B1L103S, U15-ch28, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	27.9
Std Dev	11.56

**Gaus mean : 33.0206**

**Gaus Width: 2.6554**



# B1L103S, U15-ch28, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	38.21
Std Dev	7.086

**Gaus mean : 38.0180**

**Gaus Width: 4.3138**




# B1L103S, U15-ch28, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	45.68
Std Dev	3.367




# B1L103S, U15-ch28, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	52.69
Std Dev	3.283



# B1L103S, U15-ch28, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	29
Mean	56.28
Std Dev	11.18

# B1L103S, U15-ch28, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch28, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch29, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.81
Std Dev	10.32

**Gaus mean : 29.6261**

**Gaus Width: 3.7415**



# B1L103S, U15-ch29, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	35.64
Std Dev	3.938

**Gaus mean : 35.7894**


**Gaus Width: 5.1473**



# B1L103S, U15-ch29, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	28
Mean	39.29
Std Dev	8.167

**Gaus mean : 41.4904**


**Gaus Width: 5.3596**

# B1L103S, U15-ch29, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	43.56
Std Dev	13.86




# B1L103S, U15-ch29, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	51.58
Std Dev	12.34



# B1L103S, U15-ch29, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch29, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch29, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

Entries 11

Mean 2

Std Dev 6.325

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch30, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	24.8
Std Dev	10.39

**Gaus mean : 29.2028**

**Gaus Width: 4.8813**



# B1L103S, U15-ch30, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	34.67
Std Dev	6.576

**Gaus mean : 36.2214**


**Gaus Width: 3.5639**



# B1L103S, U15-ch30, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch30, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	39.74
Std Dev	16.87



# B1L103S, U15-ch30, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch30, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch30, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	60.8
Std Dev	2.315



# B1L103S, U15-ch30, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl

70

# B1L103S, U15-ch31, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	27.62
Std Dev	5.814

**Gaus mean : 29.4084**

**Gaus Width: 4.0165**



# B1L103S, U15-ch31, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	35.5
Std Dev	3.112

**Gaus mean : 34.2389**

**Gaus Width: 4.9713**



# B1L103S, U15-ch31, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	39.05
Std Dev	11.51

**Gaus mean : 42.6951**

**Gaus Width: 4.5209**




# B1L103S, U15-ch31, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	41.83
Std Dev	17.39



# B1L103S, U15-ch31, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	28
Mean	54.61
Std Dev	3.177

# B1L103S, U15-ch31, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch31, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	61.33
Std Dev	1.106

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch31, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.3
Std Dev	18.9



# B1L103S, U15-ch32, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	26.35
Std Dev	9.058

**Gaus mean : 29.7279**


**Gaus Width: 3.6418**



# B1L103S, U15-ch32, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch32, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	38.41
Std Dev	11.5

**Gaus mean : 41.6853**

**Gaus Width: 3.5227**




# B1L103S, U15-ch32, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	45.39
Std Dev	13.62




# B1L103S, U15-ch32, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	55.27
Std Dev	3.098



# B1L103S, U15-ch32, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	59.79
Std Dev	2.142

# B1L103S, U15-ch32, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch32, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch33, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	23.98
Std Dev	11.43

**Gaus mean : 29.1994**


**Gaus Width: 5.1552**



# B1L103S, U15-ch33, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	30
Mean	34.73
Std Dev	7.607

**Gaus mean : 37.2936**

**Gaus Width: 5.4546**

# B1L103S, U15-ch33, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	38.03
Std Dev	12.3

**Gaus mean : 42.3041**

**Gaus Width: 4.0787**




# B1L103S, U15-ch33, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	48.51
Std Dev	3.909




# B1L103S, U15-ch33, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	54.85
Std Dev	3.735



# B1L103S, U15-ch33, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch33, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch33, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	14
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U15-ch34, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	24.68
Std Dev	9.842

**Gaus mean : 28.0873**


**Gaus Width: 3.9927**



# B1L103S, U15-ch34, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch34, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	40.94
Std Dev	7.835

**Gaus mean : 43.4891**

**Gaus Width: 4.5034**




# B1L103S, U15-ch34, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.94
Std Dev	3.096



# B1L103S, U15-ch34, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	17
Mean	55.53
Std Dev	3.449

# B1L103S, U15-ch34, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries

32

Mean

58.66

Std Dev

2.985

ampl

0

10

20

30

40

50


60

70

# B1L103S, U15-ch34, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	60.6
Std Dev	3.382



# B1L103S, U15-ch34, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	14
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U15-ch35, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	22.27
Std Dev	11.31

**Gaus mean : 28.0931**

**Gaus Width: 2.7595**



# B1L103S, U15-ch35, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	33.35
Std Dev	6.252

**Gaus mean : 34.6762**

**Gaus Width: 3.1072**



# B1L103S, U15-ch35, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	33.39
Std Dev	15.2

**Gaus mean : 39.5798**


**Gaus Width: 3.7867**



# B1L103S, U15-ch35, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch35, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	25
Mean	52.16
Std Dev	3.875

# B1L103S, U15-ch35, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	57.41
Std Dev	3.316



# B1L103S, U15-ch35, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch35, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch36, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch36, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	35.06
Std Dev	3.369

**Gaus mean : 35.5993**

**Gaus Width: 3.6076**



# B1L103S, U15-ch36, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	38.81
Std Dev	10.49

**Gaus mean : 39.7251**

**Gaus Width: 5.9513**




# B1L103S, U15-ch36, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	41.37
Std Dev	16.26




# B1L103S, U15-ch36, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.94
Std Dev	2.936



# B1L103S, U15-ch36, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch36, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


8

Mean

60.75

Std Dev

1.561






# B1L103S, U15-ch36, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.1
Std Dev	18.3



# B1L103S, U15-ch37, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	27.05
Std Dev	10.47

**Gaus mean : 31.7832**

**Gaus Width: 5.3536**



# B1L103S, U15-ch37, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	33.14
Std Dev	13.55

**Gaus mean : 39.3073**


**Gaus Width: 4.2284**



# B1L103S, U15-ch37, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch37, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	50.73
Std Dev	2.767

# B1L103S, U15-ch37, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch37, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries	21
Mean	60.81
Std Dev	1.991

ampl

0

10

20

30

40

50

60

70

# B1L103S, U15-ch37, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	0
Mean	0
Std Dev	0



# B1L103S, U15-ch37, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch38, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	26.07
Std Dev	10.33

**Gaus mean : 29.9780**


**Gaus Width: 4.8308**



# B1L103S, U15-ch38, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch38, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	38.51
Std Dev	11.85

**Gaus mean : 42.3480**

**Gaus Width: 3.7924**




# B1L103S, U15-ch38, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	47.06
Std Dev	9.28



# B1L103S, U15-ch38, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch38, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	59.8
Std Dev	3.007



# B1L103S, U15-ch38, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch38, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries	13
Mean	0
Std Dev	0

# B1L103S, U15-ch39, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	45
Mean	22.67
Std Dev	12.44

**Gaus mean : 29.7212**

**Gaus Width: 2.8957**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch39, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	32.68
Std Dev	11.74

**Gaus mean : 35.9284**


**Gaus Width: 4.8066**



# B1L103S, U15-ch39, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch39, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	47.67
Std Dev	3.898




# B1L103S, U15-ch39, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	53.94
Std Dev	3.316



# B1L103S, U15-ch39, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch39, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.6
Std Dev	1.625






# B1L103S, U15-ch39, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch40, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	24.54
Std Dev	11.63

**Gaus mean : 30.0420**

**Gaus Width: 4.6116**



# B1L103S, U15-ch40, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	36.38
Std Dev	4.386

**Gaus mean : 36.8411**


**Gaus Width: 4.9384**



# B1L103S, U15-ch40, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch40, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	42.31
Std Dev	17.56



# B1L103S, U15-ch40, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch40, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch40, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl


Entries	11
Mean	61.55
Std Dev	1.233



# B1L103S, U15-ch40, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch41, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	24.38
Std Dev	10.86

**Gaus mean : 30.7820**

**Gaus Width: 4.3760**



# B1L103S, U15-ch41, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	35.12
Std Dev	3.179

**Gaus mean : 38.1869**

**Gaus Width: 5.6904**



# B1L103S, U15-ch41, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	33.84
Std Dev	17.17

**Gaus mean : 43.6469**

**Gaus Width: 4.9584**




# B1L103S, U15-ch41, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.21
Std Dev	9.103



# B1L103S, U15-ch41, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch41, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch41, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.4
Std Dev	2.01






# B1L103S, U15-ch41, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch42, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	22.14
Std Dev	11.19

**Gaus mean : 28.5861**

**Gaus Width: 3.7954**



# B1L103S, U15-ch42, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	33.76
Std Dev	6.702

**Gaus mean : 34.8077**


**Gaus Width: 3.2725**



# B1L103S, U15-ch42, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch42, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	42.12
Std Dev	15.48




# B1L103S, U15-ch42, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	52.76
Std Dev	3.758




# B1L103S, U15-ch42, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.67
Std Dev	3.186



# B1L103S, U15-ch42, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch42, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0

Entries	12
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70

# B1L103S, U15-ch43, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	25.26
Std Dev	9.275

**Gaus mean : 28.9604**

**Gaus Width: 4.7408**



# B1L103S, U15-ch43, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.47
Std Dev	3.658

**Gaus mean : 35.9768**


**Gaus Width: 5.1066**



# B1L103S, U15-ch43, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch43, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch44, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	24.98
Std Dev	10.64

**Gaus mean : 29.0926**

**Gaus Width: 3.8990**



# B1L103S, U15-ch44, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34.09
Std Dev	6.844

**Gaus mean : 36.0922**

**Gaus Width: 4.1509**



# B1L103S, U15-ch44, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	36.27
Std Dev	15.71

**Gaus mean : 44.0761**

**Gaus Width: 5.8744**




# B1L103S, U15-ch44, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	39.85
Std Dev	16.93



# B1L103S, U15-ch44, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	52.81
Std Dev	2.935

# B1L103S, U15-ch44, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	58.39
Std Dev	2.948



# B1L103S, U15-ch44, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch44, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.625
Std Dev	20.17



# B1L103S, U15-ch45, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	22.35
Std Dev	10.95

**Gaus mean : 27.6814**

**Gaus Width: 3.5415**



# B1L103S, U15-ch45, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	30.49
Std Dev	12.01

**Gaus mean : 34.5509**


**Gaus Width: 3.7558**



# B1L103S, U15-ch45, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch45, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	45.52
Std Dev	9.445




# B1L103S, U15-ch45, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	52.94
Std Dev	4.007



# B1L103S, U15-ch45, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch45, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	62.33
Std Dev	0.7454




# B1L103S, U15-ch45, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	6
Mean	3
Std Dev	6.708



# B1L103S, U15-ch46, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	23.67
Std Dev	10.66

**Gaus mean : 28.3823**

**Gaus Width: 3.7710**



# B1L103S, U15-ch46, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	34.65
Std Dev	7.014

**Gaus mean : 36.5204**

**Gaus Width: 3.2521**



# B1L103S, U15-ch46, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	37.51
Std Dev	13.53

**Gaus mean : 42.2172**

**Gaus Width: 5.1678**




# B1L103S, U15-ch46, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	39.72
Std Dev	19.31



# B1L103S, U15-ch46, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch46, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	26
Mean	59.46
Std Dev	2.453



# B1L103S, U15-ch46, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch46, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	0
Std Dev	0

# B1L103S, U15-ch47, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	24.19
Std Dev	12.1

**Gaus mean : 31.2736**


**Gaus Width: 4.6385**



# B1L103S, U15-ch47, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch47, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	39.83
Std Dev	10.45

**Gaus mean : 43.7524**

**Gaus Width: 8.5070**




# B1L103S, U15-ch47, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.77
Std Dev	17.85




# B1L103S, U15-ch47, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	55.66
Std Dev	3.813




# B1L103S, U15-ch47, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	60.09
Std Dev	2.225



# B1L103S, U15-ch47, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	0
Mean	0
Std Dev	0




# B1L103S, U15-ch47, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch48, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	24.44
Std Dev	8.909

**Gaus mean : 28.1921**

**Gaus Width: 4.4179**



# B1L103S, U15-ch48, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	32.74
Std Dev	8.139

**Gaus mean : 34.2510**


**Gaus Width: 4.1870**



# B1L103S, U15-ch48, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch48, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	43.72
Std Dev	10.63



# B1L103S, U15-ch48, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	24
Mean	53.54
Std Dev	3.253

# B1L103S, U15-ch48, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch48, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5


1

0.5

0

ampl

Entries	11
Mean	55.45
Std Dev	17.61






# B1L103S, U15-ch48, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	6
Mean	10.5
Std Dev	23.48



# B1L103S, U15-ch49, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	26.68
Std Dev	7.957

**Gaus mean : 29.0532**


**Gaus Width: 4.0736**



# B1L103S, U15-ch49, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch49, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	36.15
Std Dev	15.55

**Gaus mean : 43.7964**

**Gaus Width: 4.7235**




# B1L103S, U15-ch49, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	43.29
Std Dev	17.14



# B1L103S, U15-ch49, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	53.33
Std Dev	3.266

# B1L103S, U15-ch49, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	59.03
Std Dev	2.588



# B1L103S, U15-ch49, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	60.2
Std Dev	1.939

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch49, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.45
Std Dev	24.3



# B1L103S, U15-ch50, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	22.94
Std Dev	11.87

**Gaus mean : 30.1558**

**Gaus Width: 4.5469**



# B1L103S, U15-ch50, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	34.39
Std Dev	4.265

**Gaus mean : 35.1778**


**Gaus Width: 4.7571**



# B1L103S, U15-ch50, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	38
Mean	38.53
Std Dev	11.68

# B1L103S, U15-ch50, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch50, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	52.09
Std Dev	9.617

# B1L103S, U15-ch50, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	21
Mean	59.57
Std Dev	2.151



# B1L103S, U15-ch50, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch50, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch51, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	24.27
Std Dev	12.03

**Gaus mean : 30.7522**


**Gaus Width: 3.4101**



# B1L103S, U15-ch51, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch51, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	36.22
Std Dev	14.66

**Gaus mean : 42.0935**


**Gaus Width: 4.1305**



# B1L103S, U15-ch51, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch51, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	53.84
Std Dev	3.246



# B1L103S, U15-ch51, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	26
Mean	59.62
Std Dev	2.355

ampl



# B1L103S, U15-ch51, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.2
Std Dev	1.6

ampl

0 10 20 30 40 50 60 70






# B1L103S, U15-ch51, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.75
Std Dev	20.5



# B1L103S, U15-ch52, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	23.26
Std Dev	9.938

**Gaus mean : 26.7053**

**Gaus Width: 4.6580**



# B1L103S, U15-ch52, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	33.54
Std Dev	3.531

**Gaus mean : 34.4948**


**Gaus Width: 3.5698**



# B1L103S, U15-ch52, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch52, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	39.53
Std Dev	16.16



# B1L103S, U15-ch52, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch52, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	55.88
Std Dev	9.459



# B1L103S, U15-ch52, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	61.12
Std Dev	1.269




# B1L103S, U15-ch52, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	10.42
Std Dev	23.29

Entry



# B1L103S, U15-ch53, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	22.28
Std Dev	9.957

**Gaus mean : 26.3230**

**Gaus Width: 3.8414**



# B1L103S, U15-ch53, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	32.37
Std Dev	7.818

**Gaus mean : 33.9618**


**Gaus Width: 3.2680**



# B1L103S, U15-ch53, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	37.68
Std Dev	12.12

**Gaus mean : 42.2415**  
**Gaus Width: 4.3409**

# B1L103S, U15-ch53, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch53, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	52.32
Std Dev	2.975




# B1L103S, U15-ch53, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	58.91
Std Dev	2.391



# B1L103S, U15-ch53, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	61.5
Std Dev	1.893




# B1L103S, U15-ch53, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	6.583
Std Dev	17.35

Entry



# B1L103S, U15-ch54, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	26.23
Std Dev	11.17

**Gaus mean : 31.3879**


**Gaus Width: 6.4851**



# B1L103S, U15-ch54, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch54, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch54, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	41.85
Std Dev	17.71



# B1L103S, U15-ch54, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch54, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	24
Mean	58.67
Std Dev	2.656

# B1L103S, U15-ch54, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch54, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8



# B1L103S, U15-ch55, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	48
Mean	22.04
Std Dev	12.52

**Gaus mean : 28.6335**

**Gaus Width: 5.9628**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch55, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	29.2
Std Dev	12.42

**Gaus mean : 35.5535**

**Gaus Width: 5.3303**



# B1L103S, U15-ch55, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.97
Std Dev	14.55

**Gaus mean : 41.6836**


**Gaus Width: 4.2214**



# B1L103S, U15-ch55, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch55, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	53.91
Std Dev	3.521



# B1L103S, U15-ch55, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch55, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch55, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	6.778
Std Dev	19.17



# B1L103S, U15-ch56, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	21.21
Std Dev	10.66

**Gaus mean : 27.6691**


**Gaus Width: 5.3193**



# B1L103S, U15-ch56, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch56, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch56, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch56, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	44.4
Std Dev	18.35



# B1L103S, U15-ch56, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	28
Mean	56.46
Std Dev	3.333

# B1L103S, U15-ch56, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch56, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	10
Mean	6.1
Std Dev	18.3



# B1L103S, U15-ch57, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch57, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch57, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	41.48
Std Dev	4.093

**Gaus mean : 41.4204**


**Gaus Width: 7.1196**



# B1L103S, U15-ch57, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch57, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch57, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	59.4
Std Dev	2.227



# B1L103S, U15-ch57, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch57, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	10
Mean	6.3
Std Dev	18.9



# B1L103S, U15-ch58, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	37
Mean	25.46
Std Dev	8.381

**Gaus mean : 27.5085**

**Gaus Width: 4.8705**

# B1L103S, U15-ch58, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34
Std Dev	3.482

**Gaus mean : 35.0621**

**Gaus Width: 4.9461**



# B1L103S, U15-ch58, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	39.35
Std Dev	9.658

**Gaus mean : 41.4425**

**Gaus Width: 4.8014**




# B1L103S, U15-ch58, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.23
Std Dev	17.61




# B1L103S, U15-ch58, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	50.62
Std Dev	14.14




# B1L103S, U15-ch58, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	59.74
Std Dev	2.557



# B1L103S, U15-ch58, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	51.43
Std Dev	21.07

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch58, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	11
Mean	11.18
Std Dev	23.72



# B1L103S, U15-ch59, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	30
Mean	25.87
Std Dev	7.383

**Gaus mean : 28.6731**  
**Gaus Width: 3.3767**

# B1L103S, U15-ch59, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	34.73
Std Dev	3.514

**Gaus mean : 35.3727**


**Gaus Width: 3.5504**



# B1L103S, U15-ch59, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch59, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.727
Std Dev	18.11


Entry



# B1L103S, U15-ch60, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch60, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	33.23
Std Dev	6.642

**Gaus mean : 34.9217**

**Gaus Width: 3.8859**



# B1L103S, U15-ch60, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	36.15
Std Dev	13.86

**Gaus mean : 40.1269**


**Gaus Width: 4.0798**



# B1L103S, U15-ch60, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch60, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch61, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	25.08
Std Dev	10.53

**Gaus mean : 29.5278**


**Gaus Width: 4.4058**



# B1L103S, U15-ch61, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch61, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	36.32
Std Dev	14.65

**Gaus mean : 41.0489**


**Gaus Width: 7.1441**



# B1L103S, U15-ch61, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch61, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	21
Mean	54.29
Std Dev	3.425

# B1L103S, U15-ch61, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	57
Std Dev	11.24



# B1L103S, U15-ch61, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch61, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.1
Std Dev	18.3



# B1L103S, U15-ch62, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	41
Mean	19.24
Std Dev	11.41

**Gaus mean : 25.2868**

**Gaus Width: 5.3344**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch62, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	33.05
Std Dev	3.715

**Gaus mean : 33.2938**


**Gaus Width: 4.5648**



# B1L103S, U15-ch62, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	40.69
Std Dev	14.77

# B1L103S, U15-ch62, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch62, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch63, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	43
Mean	22.12
Std Dev	13.41

**Gaus mean : 29.7278**

**Gaus Width: 4.3270**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch63, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.87
Std Dev	2.825

**Gaus mean : 35.9642**


**Gaus Width: 3.1812**



# B1L103S, U15-ch63, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch63, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	43.14
Std Dev	17.42



# B1L103S, U15-ch63, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch63, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch63, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

0

10

20

30

40

50

60

70

ampl

Entries	7
Mean	61
Std Dev	1.604



# B1L103S, U15-ch63, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch64, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	23.92
Std Dev	9.63

**Gaus mean : 28.0954**

**Gaus Width: 3.3706**



# B1L103S, U15-ch64, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	34.5
Std Dev	3.331

**Gaus mean : 35.2455**

**Gaus Width: 4.6288**



# B1L103S, U15-ch64, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.98
Std Dev	10.74

**Gaus mean : 40.6590**


**Gaus Width: 5.0309**



# B1L103S, U15-ch64, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch64, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch64, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	58.19
Std Dev	3.316

# B1L103S, U15-ch64, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch64, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch65, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	27.41
Std Dev	9.412

**Gaus mean : 30.2083**


**Gaus Width: 3.8276**



# B1L103S, U15-ch65, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch65, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.75
Std Dev	7.618

**Gaus mean : 42.2006**

**Gaus Width: 5.2944**




# B1L103S, U15-ch65, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	44
Std Dev	16.7



# B1L103S, U15-ch65, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	29
Mean	50.38
Std Dev	17.36

# B1L103S, U15-ch65, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	17
Mean	60.53
Std Dev	1.719

# B1L103S, U15-ch65, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch65, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch66, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	21.06
Std Dev	11.71

**Gaus mean : 27.3986**


**Gaus Width: 5.5046**



# B1L103S, U15-ch66, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	39
Mean	33.92
Std Dev	4.122

# B1L103S, U15-ch66, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.81
Std Dev	12.88

**Gaus mean : 42.3227**

**Gaus Width: 5.2002**




# B1L103S, U15-ch66, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	42.32
Std Dev	15.01



# B1L103S, U15-ch66, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch66, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	57.97
Std Dev	3.459



# B1L103S, U15-ch66, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	59.67
Std Dev	2.906

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch66, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	15.58
Std Dev	26.99



# B1L103S, U15-ch67, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	23.33
Std Dev	12.57

**Gaus mean : 24.0035**

**Gaus Width: 11.1351**



# B1L103S, U15-ch67, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	30.02
Std Dev	13.41

**Gaus mean : 35.7373**

**Gaus Width: 4.6756**



# B1L103S, U15-ch67, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	39.08
Std Dev	12.03

**Gaus mean : 43.7445**

**Gaus Width: 3.3830**




# B1L103S, U15-ch67, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	49.58
Std Dev	2.757



# B1L103S, U15-ch67, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	29
Mean	55.69
Std Dev	3.119

# B1L103S, U15-ch67, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	59.48
Std Dev	2.666



# B1L103S, U15-ch67, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch67, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch68, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	27.42
Std Dev	7.511

**Gaus mean : 29.7169**  
**Gaus Width: 4.6204**

# B1L103S, U15-ch68, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch68, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	15
Mean	0
Std Dev	0

# B1L103S, U15-ch69, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	34
Mean	19.21
Std Dev	14.35

**Gaus mean : 31.5832**

**Gaus Width: 3.2853**

Entry



# B1L103S, U15-ch69, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	35.55
Std Dev	3.173

**Gaus mean : 37.0243**

**Gaus Width: 3.5559**



# B1L103S, U15-ch69, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	33.71
Std Dev	17.14

**Gaus mean : 42.5794**


**Gaus Width: 4.2407**



# B1L103S, U15-ch69, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch69, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	55.14
Std Dev	3.215



# B1L103S, U15-ch69, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch69, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch69, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch70, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	20.96
Std Dev	11

**Gaus mean : 27.0273**

**Gaus Width: 4.2411**



# B1L103S, U15-ch70, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	32.52
Std Dev	3.626

**Gaus mean : 33.5537**

**Gaus Width: 4.9674**



# B1L103S, U15-ch70, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	34.27
Std Dev	13.32

**Gaus mean : 40.8479**


**Gaus Width: 5.7818**



# B1L103S, U15-ch70, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch70, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch70, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	56.93
Std Dev	3.173



# B1L103S, U15-ch70, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch70, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	17
Mean	17.94
Std Dev	27.81

Entry



# B1L103S, U15-ch71, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	25.98
Std Dev	9.551

**Gaus mean : 30.1707**


**Gaus Width: 3.6970**



# B1L103S, U15-ch71, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch71, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	48.05
Std Dev	8.88



# B1L103S, U15-ch71, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch71, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0


Std Dev

0

# B1L103S, U15-ch72, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch72, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch72, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch72, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	46.06
Std Dev	3.025




# B1L103S, U15-ch72, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	52.89
Std Dev	2.954



# B1L103S, U15-ch72, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch72, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.13
Std Dev	1.628






# B1L103S, U15-ch72, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	9
Std Dev	22.05

Entry



# B1L103S, U15-ch73, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	23.58
Std Dev	11.15

**Gaus mean : 27.1197**

**Gaus Width: 7.0532**



# B1L103S, U15-ch73, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	34.05
Std Dev	3.918

**Gaus mean : 28.1241**

**Gaus Width: 10.3552**



# B1L103S, U15-ch73, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	37.29
Std Dev	14.08

**Gaus mean : 42.4584**

**Gaus Width: 4.1581**

4

3

2

1

0

0

10

20

30

40

50

60

70

ampl

5

4

3

2

1

0

0

10

20

30

40

50

60


70

ampl

# B1L103S, U15-ch73, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	24
Mean	46.75
Std Dev	10.25

# B1L103S, U15-ch73, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	52.9
Std Dev	3.762



# B1L103S, U15-ch73, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch73, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch73, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch74, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	21.89
Std Dev	11.62

**Gaus mean : 28.0882**

**Gaus Width: 4.9462**



# B1L103S, U15-ch74, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	34.49
Std Dev	3.62

**Gaus mean : 35.2841**


**Gaus Width: 4.2481**



# B1L103S, U15-ch74, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	30
Mean	37.33
Std Dev	12.94


**Gaus mean : 41.8038**  
**Gaus Width: 5.1517**

# B1L103S, U15-ch74, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	40.85
Std Dev	15.51




# B1L103S, U15-ch74, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	52.7
Std Dev	3.494




# B1L103S, U15-ch74, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.37
Std Dev	2.791



# B1L103S, U15-ch74, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch74, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch75, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.94
Std Dev	10.49

**Gaus mean : 28.4988**

**Gaus Width: 4.7532**



# B1L103S, U15-ch75, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	34.76
Std Dev	8.452

**Gaus mean : 37.1343**


**Gaus Width: 5.0728**



# B1L103S, U15-ch75, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch75, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	48.27
Std Dev	8.37



# B1L103S, U15-ch75, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	19
Mean	55
Std Dev	3.569

0 10 20 30 40 50 60 70

ampl




# B1L103S, U15-ch75, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	57.45
Std Dev	11.17



# B1L103S, U15-ch75, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch75, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch76, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	24
Std Dev	13.35

**Gaus mean : 31.0642**

**Gaus Width: 4.4747**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch76, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch76, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	36.34
Std Dev	16.08

**Gaus mean : 43.0051**


**Gaus Width: 5.0404**



# B1L103S, U15-ch76, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch76, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch76, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	56.52
Std Dev	10.66



# B1L103S, U15-ch76, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch76, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	10
Mean	0
Std Dev	0

Entry



# B1L103S, U15-ch77, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	22.6
Std Dev	12.23

**Gaus mean : 28.6426**


**Gaus Width: 6.2014**



# B1L103S, U15-ch77, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch77, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	57
Mean	36.96
Std Dev	13.33

**Gaus mean : 40.7218**


**Gaus Width: 4.8589**



# B1L103S, U15-ch77, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch77, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch77, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	20
Mean	58.7
Std Dev	2.777


ampl



# B1L103S, U15-ch77, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch77, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	9.444
Std Dev	20.14



# B1L103S, U15-ch78, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	40
Mean	20.3
Std Dev	12.9

**Gaus mean : 29.1387**

**Gaus Width: 5.0280**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch78, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	33.38
Std Dev	2.929

**Gaus mean : 34.8796**


**Gaus Width: 4.3828**



# B1L103S, U15-ch78, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch78, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	36.79
Std Dev	19




# B1L103S, U15-ch78, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	51.09
Std Dev	9.599




# B1L103S, U15-ch78, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	23
Mean	57.57
Std Dev	2.99



# B1L103S, U15-ch78, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch78, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0



# B1L103S, U15-ch79, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	26.21
Std Dev	9.144

**Gaus mean : 29.9199**

**Gaus Width: 4.3039**



# B1L103S, U15-ch79, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	35.75
Std Dev	2.293

**Gaus mean : 37.5504**

**Gaus Width: 3.6713**



# B1L103S, U15-ch79, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	42.62
Std Dev	2.701

**Gaus mean : 43.3425**

**Gaus Width: 3.0362**




# B1L103S, U15-ch79, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	43.91
Std Dev	15.71



# B1L103S, U15-ch79, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch79, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	59.76
Std Dev	2.371



# B1L103S, U15-ch79, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	61
Std Dev	0.8165

0 10 20 30 40 50 60 70

ampl



# B1L103S, U15-ch79, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch80, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	55
Mean	18.87
Std Dev	13

**Gaus mean : 27.3735**

**Gaus Width: 4.4891**


Entry



# B1L103S, U15-ch80, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	31.32
Std Dev	10.27

**Gaus mean : 33.5989**  
**Gaus Width: 6.4645**

# B1L103S, U15-ch80, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch80, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	47.07
Std Dev	3.707



# B1L103S, U15-ch80, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch80, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5  
4  
3  
2  
1  
0

Entries	27
Mean	58.22
Std Dev	3.083

2

3

4

5

0

10

20

30

40

50

60

ampl

2

3

4

5

0

10

20

30

40

50


60

ampl

# B1L103S, U15-ch80, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch80, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev

0

# B1L103S, U15-ch81, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	25.3
Std Dev	11.63

**Gaus mean : 30.6123**


**Gaus Width: 4.4788**



# B1L103S, U15-ch81, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch81, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch81, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch81, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	54.79
Std Dev	3.539



# B1L103S, U15-ch81, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch81, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch81, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	4.5
Std Dev	16.22

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch82, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	12.1
Std Dev	12.88

**Gaus mean : 27.6537**

**Gaus Width: 4.6451**

Entry



# B1L103S, U15-ch82, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	29.54
Std Dev	12.09

**Gaus mean : 34.5609**

**Gaus Width: 3.9344**



# B1L103S, U15-ch82, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	33.54
Std Dev	17.08

**Gaus mean : 42.0196**


**Gaus Width: 5.2089**



# B1L103S, U15-ch82, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch82, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	23
Mean	53.43
Std Dev	3.888

# B1L103S, U15-ch82, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch82, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	60.38
Std Dev	2.781




# B1L103S, U15-ch82, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	10.58
Std Dev	23.23



# B1L103S, U15-ch83, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	50
Mean	19.62
Std Dev	13.26


**Gaus mean : 28.3339**

**Gaus Width: 4.8561**

Entry

14  
12  
10  
8  
6  
4  
2  
0


ampl



# B1L103S, U15-ch83, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch83, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	36.1
Std Dev	12.26

**Gaus mean : 42.3213**

**Gaus Width: 9.8592**




# B1L103S, U15-ch83, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	45.59
Std Dev	8.345




# B1L103S, U15-ch83, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	53.68
Std Dev	3.02



# B1L103S, U15-ch83, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch83, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch83, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0

Entries	12
Mean	0
Std Dev	0

ampl

# B1L103S, U15-ch84, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	46
Mean	20.46
Std Dev	12.57

**Gaus mean : 28.3232**

**Gaus Width: 4.5641**

Entry



# B1L103S, U15-ch84, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	30.27
Std Dev	10.93

**Gaus mean : 34.6369**

**Gaus Width: 3.6708**



# B1L103S, U15-ch84, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	36.21
Std Dev	14.19

**Gaus mean : 42.0010**

**Gaus Width: 3.7429**




# B1L103S, U15-ch84, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	44.94
Std Dev	11.59



# B1L103S, U15-ch84, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch84, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch84, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch84, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	13
Std Dev	24.35



# B1L103S, U15-ch85, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	22.56
Std Dev	11.71

**Gaus mean : 29.2742**


**Gaus Width: 2.8086**



# B1L103S, U15-ch85, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch85, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	35.89
Std Dev	13.22

**Gaus mean : 41.1690**

**Gaus Width: 3.8006**




# B1L103S, U15-ch85, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	45.81
Std Dev	11.46



# B1L103S, U15-ch85, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch85, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch85, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch85, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch86, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	22.91
Std Dev	10.52

**Gaus mean : 27.8799**

**Gaus Width: 5.6343**



# B1L103S, U15-ch86, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	32.23
Std Dev	6.634

**Gaus mean : 32.3015**

**Gaus Width: 6.9691**



# B1L103S, U15-ch86, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	36.11
Std Dev	14.38

**Gaus mean : 42.0898**


**Gaus Width: 4.7949**



# B1L103S, U15-ch86, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	47.81
Std Dev	3.345

# B1L103S, U15-ch86, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	53.73
Std Dev	2.967



# B1L103S, U15-ch86, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	59.56
Std Dev	2.191

# B1L103S, U15-ch86, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch86, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch87, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	24.81
Std Dev	12.02

**Gaus mean : 30.9828**

**Gaus Width: 5.0651**



# B1L103S, U15-ch87, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	36.34
Std Dev	7.107

**Gaus mean : 40.4671**

**Gaus Width: 6.8004**



# B1L103S, U15-ch87, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	33.6
Std Dev	18.52

**Gaus mean : 44.0571**

**Gaus Width: 4.8448**




# B1L103S, U15-ch87, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	48.52
Std Dev	9.225



# B1L103S, U15-ch87, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch87, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	60.48
Std Dev	1.68



# B1L103S, U15-ch87, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch87, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	0
Std Dev	0

# B1L103S, U15-ch88, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	51
Mean	22.37
Std Dev	12.15

**Gaus mean : 28.8070**

**Gaus Width: 4.8825**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch88, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	34
Mean	23.88
Std Dev	16.74

**Gaus mean : 35.9419**

**Gaus Width: 5.0855**



# B1L103S, U15-ch88, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	40.16
Std Dev	7.242

**Gaus mean : 40.2845**


**Gaus Width: 5.3196**



# B1L103S, U15-ch88, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch88, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	52.72
Std Dev	3.375



# B1L103S, U15-ch88, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries	29
Mean	58.72
Std Dev	2.97


ampl

0 10 20 30 40 50 60 70

# B1L103S, U15-ch88, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch88, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8



# B1L103S, U15-ch89, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	25.76
Std Dev	10.61

**Gaus mean : 30.4321**


**Gaus Width: 4.1252**



# B1L103S, U15-ch89, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch89, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	36.42
Std Dev	14.25

**Gaus mean : 42.3511**

**Gaus Width: 7.6541**




# B1L103S, U15-ch89, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	47.45
Std Dev	8.485



# B1L103S, U15-ch89, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	18
Mean	54.22
Std Dev	2.82

ampl




# B1L103S, U15-ch89, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	59.57
Std Dev	2.472



# B1L103S, U15-ch89, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	5
Mean	60.6
Std Dev	1.744



# B1L103S, U15-ch89, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch90, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	46
Mean	18.61
Std Dev	12.01

**Gaus mean : 26.1260**

**Gaus Width: 4.0037**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch90, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	33.42
Std Dev	3.4

**Gaus mean : 34.2447**


**Gaus Width: 5.2803**



# B1L103S, U15-ch90, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch90, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch90, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

Entries	43
Mean	44.93
Std Dev	16.7



# B1L103S, U15-ch90, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2



# B1L103S, U15-ch90, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch90, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	13.67
Std Dev	25.58



# B1L103S, U15-ch91, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	51
Mean	19.92
Std Dev	12.74

**Gaus mean : 28.7862**

**Gaus Width: 5.5740**


Entry



# B1L103S, U15-ch91, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch91, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch91, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	41
Std Dev	16.43



# B1L103S, U15-ch91, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch91, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch91, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	60.67
Std Dev	1.414




# B1L103S, U15-ch91, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0



# B1L103S, U15-ch92, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	20.4
Std Dev	11.38

**Gaus mean : 33.6953**

**Gaus Width: 8.2918**



# B1L103S, U15-ch92, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	30.54
Std Dev	8.296

**Gaus mean : 33.4353**

**Gaus Width: 5.6705**



# B1L103S, U15-ch92, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	32.77
Std Dev	14.64

**Gaus mean : 41.6283**

**Gaus Width: 5.4756**




# B1L103S, U15-ch92, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	44.73
Std Dev	7.733



# B1L103S, U15-ch92, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch92, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch92, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	20
Mean	58.05
Std Dev	13.41






# B1L103S, U15-ch92, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.636
Std Dev	17.82

Entry



# B1L103S, U15-ch93, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	25.3
Std Dev	10.09

**Gaus mean : 29.1281**


**Gaus Width: 3.9922**



# B1L103S, U15-ch93, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch93, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	24
Mean	38.62
Std Dev	12.06

**Gaus mean : 42.0213**  
**Gaus Width: 5.2428**

# B1L103S, U15-ch93, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	46.88
Std Dev	9.094

# B1L103S, U15-ch93, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	54.33
Std Dev	3.162

# B1L103S, U15-ch93, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	58.28
Std Dev	3.131




# B1L103S, U15-ch93, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	55.44
Std Dev	19.61





# B1L103S, U15-ch93, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch94, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	20.74
Std Dev	12.59

**Gaus mean : 30.3019**

**Gaus Width: 4.6722**



# B1L103S, U15-ch94, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	35.02
Std Dev	4.281

**Gaus mean : 36.0647**


**Gaus Width: 4.9141**



# B1L103S, U15-ch94, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch94, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	39.97
Std Dev	17.33




# B1L103S, U15-ch94, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	53.03
Std Dev	3.443



# B1L103S, U15-ch94, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	23
Mean	59.35
Std Dev	2.315

# B1L103S, U15-ch94, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch94, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch95, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	26.33
Std Dev	9.22

**Gaus mean : 31.3462**


**Gaus Width: 6.5527**



# B1L103S, U15-ch95, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch95, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	40.63
Std Dev	8.232

**Gaus mean : 42.9112**


**Gaus Width: 4.2053**



# B1L103S, U15-ch95, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	43.17
Std Dev	15.82

# B1L103S, U15-ch95, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch95, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	23
Mean	59.09
Std Dev	2.569

# B1L103S, U15-ch95, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	62.2
Std Dev	1.166




# B1L103S, U15-ch95, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch96, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	45
Mean	16.42
Std Dev	13.65

**Gaus mean : 26.8487**

**Gaus Width: 4.1700**

Entry



# B1L103S, U15-ch96, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	28.76
Std Dev	11.19

**Gaus mean : 31.9519**

**Gaus Width: 4.5579**



# B1L103S, U15-ch96, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	29.75
Std Dev	17.47

**Gaus mean : 38.9995**

**Gaus Width: 5.3117**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch96, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	44.58
Std Dev	4.21

# B1L103S, U15-ch96, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch96, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries	28
Mean	56.79
Std Dev	3.04

ampl

0

10

20

30

40

50

60


70

# B1L103S, U15-ch96, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	56.88
Std Dev	14.88






# B1L103S, U15-ch96, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	18
Std Dev	28.46



# B1L103S, U15-ch97, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	50
Mean	21.32
Std Dev	14.4

**Gaus mean : 31.6574**


**Gaus Width: 6.1101**

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch97, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch97, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	34.63
Std Dev	17.48

**Gaus mean : 43.1255**

**Gaus Width: 3.6199**




# B1L103S, U15-ch97, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	45.74
Std Dev	13.58



# B1L103S, U15-ch97, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch97, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	20
Mean	60.35
Std Dev	2.535



# B1L103S, U15-ch97, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch97, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch98, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.94
Std Dev	10.71

**Gaus mean : 30.4663**

**Gaus Width: 6.1120**



# B1L103S, U15-ch98, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	34.79
Std Dev	6.745

**Gaus mean : 35.6052**

**Gaus Width: 4.6961**



# B1L103S, U15-ch98, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	42.55
Std Dev	3.43

**Gaus mean : 41.9878**

**Gaus Width: 4.2046**




# B1L103S, U15-ch98, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	42.58
Std Dev	16.85



# B1L103S, U15-ch98, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch98, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch98, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	57
Std Dev	11.77

0 10 20 30 40 50 60 70

ampl

1



# B1L103S, U15-ch98, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl

70

# B1L103S, U15-ch99, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	22.28
Std Dev	12.06

**Gaus mean : 29.5466**


**Gaus Width: 5.5760**



# B1L103S, U15-ch99, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch99, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	39.12
Std Dev	12

**Gaus mean : 43.1652**

**Gaus Width: 4.9874**




# B1L103S, U15-ch99, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	47.16
Std Dev	10.12




# B1L103S, U15-ch99, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	26
Mean	55.08
Std Dev	2.645



# B1L103S, U15-ch99, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch99, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	60.57
Std Dev	1.917

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch99, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	12.27
Std Dev	24.54

Entry



# B1L103S, U15-ch100, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	38
Mean	17.11
Std Dev	12.53

**Gaus mean : 26.2541**

**Gaus Width: 3.4269**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch100, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	33.18
Std Dev	3.607

**Gaus mean : 33.9294**


**Gaus Width: 4.1548**



# B1L103S, U15-ch100, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch100, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	37
Mean	43.35
Std Dev	13.36

# B1L103S, U15-ch100, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch100, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	57.77
Std Dev	3.381



# B1L103S, U15-ch100, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	60
Std Dev	1.826

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch100, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	4.5
Std Dev	16.22



# B1L103S, U15-ch101, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	24.93
Std Dev	8.63

**Gaus mean : 28.5395**

**Gaus Width: 4.1124**



# B1L103S, U15-ch101, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.41
Std Dev	3.682

**Gaus mean : 36.3938**

**Gaus Width: 4.3728**



# B1L103S, U15-ch101, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	43.7
Std Dev	3.427

**Gaus mean : 45.4160**


**Gaus Width: 5.0264**



# B1L103S, U15-ch101, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	41
Mean	45.22
Std Dev	15.45

# B1L103S, U15-ch101, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch101, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	21
Mean	59.86
Std Dev	2.167

# B1L103S, U15-ch101, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch101, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0



# B1L103S, U15-ch102, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	55
Mean	17.47
Std Dev	12.54

**Gaus mean : 26.5523**

**Gaus Width: 5.3313**


Entry



# B1L103S, U15-ch102, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	33.25
Std Dev	4.123


**Gaus mean : 33.5834**

**Gaus Width: 6.3446**

# B1L103S, U15-ch102, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch102, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	37.12
Std Dev	17.98




# B1L103S, U15-ch102, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	49.88
Std Dev	9.267




# B1L103S, U15-ch102, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	57.91
Std Dev	2.765



# B1L103S, U15-ch102, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	10
Mean	60.7
Std Dev	2.532

ampl






# B1L103S, U15-ch102, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.36
Std Dev	24.11



# B1L103S, U15-ch103, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	42
Mean	21.21
Std Dev	12.3

**Gaus mean : 28.7522**

**Gaus Width: 3.8500**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch103, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	34.79
Std Dev	3.919

**Gaus mean : 35.7717**


**Gaus Width: 4.2429**



# B1L103S, U15-ch103, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch103, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	44.47
Std Dev	12.3

# B1L103S, U15-ch103, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	52.03
Std Dev	10.03




# B1L103S, U15-ch103, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	57.28
Std Dev	11.06



# B1L103S, U15-ch103, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch103, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch104, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	26.17
Std Dev	8.428

**Gaus mean : 29.4444**

**Gaus Width: 3.6336**



# B1L103S, U15-ch104, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34.72
Std Dev	4.041

**Gaus mean : 35.0602**

**Gaus Width: 4.4501**



# B1L103S, U15-ch104, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	34.61
Std Dev	15.67

**Gaus mean : 40.2552**


**Gaus Width: 8.7836**



# B1L103S, U15-ch104, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	42.06
Std Dev	13.07

# B1L103S, U15-ch104, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	24
Mean	52.75
Std Dev	3.031

# B1L103S, U15-ch104, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	33
Mean	57.64
Std Dev	3.083

# B1L103S, U15-ch104, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	60.75
Std Dev	2.107

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch104, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	13
Mean	14.46
Std Dev	26.4

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl



# B1L103S, U15-ch105, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	22.87
Std Dev	11.54

**Gaus mean : 28.8809**

**Gaus Width: 3.1298**



# B1L103S, U15-ch105, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	34.38
Std Dev	8.613

**Gaus mean : 37.0609**


**Gaus Width: 4.4142**



# B1L103S, U15-ch105, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch105, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	43.39
Std Dev	15.78

# B1L103S, U15-ch105, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	55.71
Std Dev	4.019



# B1L103S, U15-ch105, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	16
Mean	59.56
Std Dev	2.549


ampl



# B1L103S, U15-ch105, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch105, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.75
Std Dev	20.5



# B1L103S, U15-ch106, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	52
Mean	21.12
Std Dev	13.23

**Gaus mean : 27.7862**

**Gaus Width: 5.3807**

Entry



# B1L103S, U15-ch106, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.93
Std Dev	3.669

**Gaus mean : 36.0178**

**Gaus Width: 5.5025**



# B1L103S, U15-ch106, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	42
Mean	32.33
Std Dev	18.41

**Gaus mean : 43.5519**

**Gaus Width: 6.1453**

Entry




# B1L103S, U15-ch106, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	46.6
Std Dev	9.165



# B1L103S, U15-ch106, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	18
Mean	55.61
Std Dev	3.336

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch106, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	58.93
Std Dev	2.778



# B1L103S, U15-ch106, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch106, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch107, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	56
Mean	22.61
Std Dev	13.12

**Gaus mean : 30.0653**

**Gaus Width: 5.3058**

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch107, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch107, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	38.03
Std Dev	12.75

**Gaus mean : 42.0189**


**Gaus Width: 7.4914**

# B1L103S, U15-ch107, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	42.56
Std Dev	15.47



# B1L103S, U15-ch107, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch107, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	59.33
Std Dev	2.611



# B1L103S, U15-ch107, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch107, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch108, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	34
Mean	20.59
Std Dev	13.62

**Gaus mean : 28.8247**

**Gaus Width: 10.9031**


Entry



# B1L103S, U15-ch108, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch108, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch108, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch108, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	48.89
Std Dev	15.25




# B1L103S, U15-ch108, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	24
Mean	56.46
Std Dev	12.17




# B1L103S, U15-ch108, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	60.91
Std Dev	1.164






# B1L103S, U15-ch108, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	5
Mean	0
Std Dev	0



# B1L103S, U15-ch109, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	23.91
Std Dev	10.84

**Gaus mean : 29.3754**

**Gaus Width: 4.2168**



# B1L103S, U15-ch109, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	34.76
Std Dev	6.547

**Gaus mean : 36.1841**


**Gaus Width: 3.6518**



# B1L103S, U15-ch109, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch109, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	40.02
Std Dev	18.43




# B1L103S, U15-ch109, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	53
Std Dev	9.881



# B1L103S, U15-ch109, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch109, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	62.2
Std Dev	0.7483

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch109, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.45
Std Dev	24.3



# B1L103S, U15-ch110, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	25.61
Std Dev	9.228

**Gaus mean : 28.7366**


**Gaus Width: 5.8203**



# B1L103S, U15-ch110, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch110, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch110, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	30
Mean	48.2
Std Dev	3.449

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch110, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch110, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	59.61
Std Dev	2.498



# B1L103S, U15-ch110, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

Entries

10


Mean

54.1

Std Dev

18.12

ampl





# B1L103S, U15-ch110, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch111, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	37
Mean	19.43
Std Dev	12.92

**Gaus mean : 30.0360**

**Gaus Width: 6.2550**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch111, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	34.11
Std Dev	3.438

**Gaus mean : 34.9144**

**Gaus Width: 3.7531**



# B1L103S, U15-ch111, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	34.53
Std Dev	15.47

**Gaus mean : 41.5968**

**Gaus Width: 4.1688**




# B1L103S, U15-ch111, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	41.55
Std Dev	16.23



# B1L103S, U15-ch111, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch111, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	57.35
Std Dev	10.82



# B1L103S, U15-ch111, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch111, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch112, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	52
Mean	22.54
Std Dev	12.17

**Gaus mean : 29.0418**

**Gaus Width: 7.0465**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch112, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	35
Std Dev	6.916

**Gaus mean : 36.8289**

**Gaus Width: 5.1398**



# B1L103S, U15-ch112, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	40.21
Std Dev	10.51

**Gaus mean : 43.8803**


**Gaus Width: 4.3069**



# B1L103S, U15-ch112, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch112, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.06
Std Dev	3.544



# B1L103S, U15-ch112, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch112, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch112, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	13
Mean	4.538
Std Dev	15.72

Entry



# B1L103S, U15-ch113, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	47
Mean	23.3
Std Dev	13.23

**Gaus mean : 31.3488**

**Gaus Width: 4.5361**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch113, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch113, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	35.43
Std Dev	16.82

**Gaus mean : 43.6961**

**Gaus Width: 2.9910**




# B1L103S, U15-ch113, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	46.11
Std Dev	11.79




# B1L103S, U15-ch113, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	56.21
Std Dev	3.554



# B1L103S, U15-ch113, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch113, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch113, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

10

Mean

0

Std Dev

0

# B1L103S, U15-ch114, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.64
Std Dev	10.1

**Gaus mean : 29.0531**

**Gaus Width: 6.7807**



# B1L103S, U15-ch114, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	32.69
Std Dev	6.415

**Gaus mean : 35.0124**

**Gaus Width: 4.5364**



# B1L103S, U15-ch114, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	34.8
Std Dev	14.66

**Gaus mean : 41.9846**

**Gaus Width: 4.4353**




# B1L103S, U15-ch114, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	46.3
Std Dev	3.737



# B1L103S, U15-ch114, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	53.54
Std Dev	3.315

# B1L103S, U15-ch114, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch114, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	10
Mean	60.7
Std Dev	1.847

ampl



# B1L103S, U15-ch114, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.636
Std Dev	17.82

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl

70

0

2

4

6

8

10

# B1L103S, U15-ch115, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	47
Mean	20.89
Std Dev	12.6

**Gaus mean : 28.9192**

**Gaus Width: 4.0836**

Entry



# B1L103S, U15-ch115, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	32.43
Std Dev	10.67

**Gaus mean : 35.6575**

**Gaus Width: 4.4269**



# B1L103S, U15-ch115, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	37.63
Std Dev	15.03

**Gaus mean : 43.8768**


**Gaus Width: 3.9000**



# B1L103S, U15-ch115, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch115, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	22
Mean	54
Std Dev	3.219

# B1L103S, U15-ch115, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	57.26
Std Dev	11.44



# B1L103S, U15-ch115, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	61.5
Std Dev	1.5

ampl

0 10 20 30 40 50 60 70

0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2




# B1L103S, U15-ch115, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	12.6
Std Dev	25.2



# B1L103S, U15-ch116, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	22.12
Std Dev	11.46

**Gaus mean : 27.6158**


**Gaus Width: 4.6663**



# B1L103S, U15-ch116, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch116, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	32.27
Std Dev	15.65

**Gaus mean : 40.9802**

**Gaus Width: 3.0572**




# B1L103S, U15-ch116, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	43.68
Std Dev	13.15



# B1L103S, U15-ch116, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch116, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	58.34
Std Dev	2.911



# B1L103S, U15-ch116, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch116, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch117, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	43
Mean	22.02
Std Dev	14.15

**Gaus mean : 30.1478**

**Gaus Width: 5.4022**

Entry



# B1L103S, U15-ch117, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	33.61
Std Dev	10.66

**Gaus mean : 35.5293**

**Gaus Width: 4.7795**



# B1L103S, U15-ch117, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	34.91
Std Dev	16.7

**Gaus mean : 43.0487**

**Gaus Width: 3.2208**




# B1L103S, U15-ch117, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.76
Std Dev	3.843



# B1L103S, U15-ch117, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch117, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	59.83
Std Dev	2.531



# B1L103S, U15-ch117, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	62
Std Dev	1

ampl


0 10 20 30 40 50 60 70



# B1L103S, U15-ch117, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch118, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	19.54
Std Dev	11.95

**Gaus mean : 26.9826**

**Gaus Width: 4.5464**



# B1L103S, U15-ch118, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	33.33
Std Dev	6.532

**Gaus mean : 34.3643**


**Gaus Width: 4.9822**



# B1L103S, U15-ch118, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	37.88
Std Dev	10.5


**Gaus mean : 42.1162**  
**Gaus Width: 5.6474**

# B1L103S, U15-ch118, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	43
Std Dev	14.7



# B1L103S, U15-ch118, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch118, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	58.5
Std Dev	3.319



# B1L103S, U15-ch118, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	60.43
Std Dev	1.917

ampl


0 10 20 30 40 50 60 70



# B1L103S, U15-ch118, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch119, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	24.72
Std Dev	10.07

**Gaus mean : 28.6140**

**Gaus Width: 4.4247**



# B1L103S, U15-ch119, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	35.8
Std Dev	3.454

**Gaus mean : 36.4882**

**Gaus Width: 3.8946**



# B1L103S, U15-ch119, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	38.56
Std Dev	12.62

**Gaus mean : 43.9203**

**Gaus Width: 5.0085**




# B1L103S, U15-ch119, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	38.86
Std Dev	19.28




# B1L103S, U15-ch119, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	55.37
Std Dev	3.594



# B1L103S, U15-ch119, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch119, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch119, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.875
Std Dev	20.84



# B1L103S, U15-ch120, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	63
Mean	18.41
Std Dev	13.83

**Gaus mean : 28.3363**

**Gaus Width: 4.2506**


Entry



# B1L103S, U15-ch120, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch120, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch120, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	39.79
Std Dev	16.65



# B1L103S, U15-ch120, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch120, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch120, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch120, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	10.91
Std Dev	23.16



# B1L103S, U15-ch121, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	52
Mean	20.46
Std Dev	12.88

**Gaus mean : 28.4538**

**Gaus Width: 4.2560**

Entry



# B1L103S, U15-ch121, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	34.67
Std Dev	6.96

**Gaus mean : 36.1338**

**Gaus Width: 3.6731**



# B1L103S, U15-ch121, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	38.76
Std Dev	13.08

**Gaus mean : 42.5953**

**Gaus Width: 5.3866**




# B1L103S, U15-ch121, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	38.7
Std Dev	19.52




# B1L103S, U15-ch121, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	55.38
Std Dev	3.299




# B1L103S, U15-ch121, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	22
Mean	57.18
Std Dev	12.71



# B1L103S, U15-ch121, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch121, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.625
Std Dev	20.17



# B1L103S, U15-ch122, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	21.52
Std Dev	12.82

**Gaus mean : 28.8114**

**Gaus Width: 4.3063**

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch122, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch122, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	60.33
Std Dev	2.055

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch122, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	12.6
Std Dev	25.2



# B1L103S, U15-ch123, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	24
Std Dev	10.78

**Gaus mean : 29.7350**

**Gaus Width: 3.8238**



# B1L103S, U15-ch123, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	33.32
Std Dev	9.103

**Gaus mean : 36.0263**

**Gaus Width: 2.8119**



# B1L103S, U15-ch123, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.91
Std Dev	15.06

**Gaus mean : 42.8648**


**Gaus Width: 4.6148**



# B1L103S, U15-ch123, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	25
Mean	48
Std Dev	3.394

# B1L103S, U15-ch123, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch123, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	59.06
Std Dev	2.869



# B1L103S, U15-ch123, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

1

0.8

0.6

0.4

0.2

0

0

10

20

30

40

50

60

ampl

Entries	3
Mean	60
Std Dev	1.633



# B1L103S, U15-ch123, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

Entries	10
---------	----

Mean	0
------	---

Std Dev	0
---------	---

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

# B1L103S, U15-ch124, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	22.66
Std Dev	11.49

**Gaus mean : 28.8755**

**Gaus Width: 8.6709**



# B1L103S, U15-ch124, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	29.57
Std Dev	11.14

**Gaus mean : 33.6347**

**Gaus Width: 4.7694**



# B1L103S, U15-ch124, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	35.89
Std Dev	13.16

**Gaus mean : 40.4328**

**Gaus Width: 3.9910**




# B1L103S, U15-ch124, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	45.15
Std Dev	8.921



# B1L103S, U15-ch124, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch124, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	55.96
Std Dev	3.263




# B1L103S, U15-ch124, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.47
Std Dev	1.194





# B1L103S, U15-ch124, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.727
Std Dev	18.11

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

0

2

4

6

8

10

# B1L103S, U15-ch125, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.64
Std Dev	11.97

**Gaus mean : 30.2573**

**Gaus Width: 4.1332**



# B1L103S, U15-ch125, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	34.04
Std Dev	7.224

**Gaus mean : 38.2584**

**Gaus Width: 4.5224**



# B1L103S, U15-ch125, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	39.24
Std Dev	11.66

**Gaus mean : 41.8622**


**Gaus Width: 6.0806**



# B1L103S, U15-ch125, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	37
Mean	43.11
Std Dev	15.53

# B1L103S, U15-ch125, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	53.64
Std Dev	10.19




# B1L103S, U15-ch125, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	59.57
Std Dev	2.647



# B1L103S, U15-ch125, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	45.75
Std Dev	26.44

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch125, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.2
Std Dev	18.6



# B1L103S, U15-ch126, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	17.95
Std Dev	11.69

**Gaus mean : 25.7617**


**Gaus Width: 4.4743**

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

ampl

0 10 20 30 40 50 60 70



# B1L103S, U15-ch126, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	26.87
Std Dev	12.89

**Gaus mean : 32.6725**

**Gaus Width: 3.9878**



# B1L103S, U15-ch126, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	34.76
Std Dev	13.3

**Gaus mean : 40.7723**


**Gaus Width: 4.7560**



# B1L103S, U15-ch126, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch126, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	34
Mean	50.91
Std Dev	3.898

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch126, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch126, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	16
Mean	60.12
Std Dev	1.654

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch126, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	24.7
Std Dev	30.27



# B1L103S, U15-ch127, adc0


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	59
Mean	21.27
Std Dev	13.43

**Gaus mean : 29.5375**

**Gaus Width: 4.7688**


Entry



# B1L103S, U15-ch127, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch127, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	37.42
Std Dev	14.58

**Gaus mean : 42.7887**

**Gaus Width: 5.5690**




# B1L103S, U15-ch127, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	49.85
Std Dev	3.743



# B1L103S, U15-ch127, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch127, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	59.26
Std Dev	2.547



# B1L103S, U15-ch127, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

Entries	15
Mean	0
Std Dev	0

# B1L103S, U15-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	0
Std Dev	0

