





B0L101S, U1-ch4 523_0143.root, FC#1, port C1











B0L101S, U1-ch7 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































B0L101S, U1-ch25 calib_packv5_042523_0143.root, FC#1, port C1 Turn on : 5.0000 Width : 0.000

1


0


0







B0L101S, U1-ch27 2523_0143.root, FC#1, port C1













B0L101S, U1-ch31 2523_0143.root, FC#1, port C1











B0L101S, U1-ch35 2523_0143.root, FC#1, port C1







B0L101S, U1-ch37 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





B0L101S, U1-ch39 2523_0143.root, FC#1, port C1














B0L101S, U1-ch44 2523_0143.root, FC#1, port C1






B0L101S, U1-ch46 calib_packv5_042523_0143.root, FC#1, port C1





B0L101S, U1-ch47 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl





B0L101S, U1-ch49 calib_packv5_042523_0143.root, FC#1, port C1














































B0L101S, U1-ch65 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 Mean 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2


0


0
















B0L101S, U1-ch71 calib_packv5_042523_0143.root, FC#1, port C1 Turn on : 5.0000 Width : 0.000 8.0


1


0

0













B0L101S, U1-ch75 2523_0143.root, FC#1, port C1












B0L101S, U1-ch79 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** Mean Turn on : 5.0000 Width : 0.000 Height : 1.000


1







B0L101S, U1-ch81 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2









B0L101S, U1-ch85 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2

10

20

30


40


50


60

70


ampl











B0L101S, U1-ch89 2523_0143.root, FC#1, port C1












































B0L101S, U1-ch105 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40


50


60

70


ampl









B0L101S, U1-ch109 42523_0143.root, FC#1, port C1



B0L101S, U1-ch110 calib_packv5_042523_0143.root, FC#1, port C1 4





B0L101S, U1-ch112 calib_packv5_042523_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

30

40

50

60

70

ampl

10

20

