






B1L100S, U4-ch0, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L100S, U4-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0

























B1L100S, U4-ch6, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 21 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














































0

























1



























































































































































































B1L100S, U4-ch17, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20













































































































































































































































































































B1L100S, U4-ch30, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 **Entries** Mean


1


0


0







































































































































































# B1L100S, U4-ch37, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2

































































































0

















































B1L100S, U4-ch43, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































B1L100S, U4-ch46, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L100S, U4-ch47, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































































































































































































































































B1L100S, U4-ch62, adc3





















































































# B1L100S, U4-ch65, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2
































































































# B1L100S, U4-ch69, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2































































































B1L100S, U4-ch73, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl




































































B1L100S, U4-ch76, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl






















2








































































2

















































































































































































































B1L100S, U4-ch89, adc7 calib\_packv5\_042523\_0143.root, FC#4, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50


60


70


ampl


10


20




































































































































































































































































































































































































































1

