


B0L100S, U20-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entries	60
Mean	31.72
Std Dev	4.63

Turn on : 18.4563
Width : 2.129
Height : 2.000



B0L100S, U20-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch7

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch8

calib_packv5_042523_0143.root, FC#6, port A1


Entries	338
Mean	46.48
Std Dev	10.08

Turn on : 30.0172

Width : 1.034

Height : 9.934

Entry



B0L100S, U20-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	21.25
Std Dev	12.28

0 10 20 30 40 50 60 70

ampl



B0L100S, U20-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U20-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	17
Mean	30.06
Std Dev	0.8725

Turn on : 19.5640
Width : 1.953
Height : 2.000



B0L100S, U20-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch16

calib_packv5_042523_0143.root, FC#6, port A1


Entries	46
Mean	31.85
Std Dev	1.757

Turn on : 19.5504

Width : 1.843

Height : 2.000


Entry



B0L100S, U20-ch17

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U20-ch18

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch19

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	10
Mean	30.5
Std Dev	0.5

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U20-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch21

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	11
Mean	29.64
Std Dev	1.611

B0L100S, U20-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch23

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	27
Mean	31.48
Std Dev	1.344

Turn on : 27.4998

Width : 0.596

Height : 2.000



B0L100S, U20-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0


B0L100S, U20-ch28

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	30
Mean	31.83
Std Dev	1.934

Turn on : 25.5003
Width : 0.996
Height : 2.000



B0L100S, U20-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch31

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	20
Mean	31.3
Std Dev	0.9

Turn on : 20.2281

Width : 1.818


Height : 2.000



B0L100S, U20-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch34

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	25
Std Dev	0

0 10 20 30 40 50 60 70

ampl



B0L100S, U20-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch37

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch38

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0


B0L100S, U20-ch46

calib_packv5_042523_0143.root, FC#6, port A1

Entry

Entries	25
Mean	31.16
Std Dev	3.055

Turn on : 25.5571
Width : 0.364
Height : 2.000



B0L100S, U20-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch49

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U20-ch50

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U20-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch54

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	10
Mean	29
Std Dev	0.6325

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U20-ch55

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch57


calib_packv5_042523_0143.root, FC#6, port A1

Entries	2
Mean	15
Std Dev	15

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U20-ch58

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch62

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch66

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch69

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch70

calib_packv5_042523_0143.root, FC#6, port A1


Entries	57
Mean	33.53
Std Dev	2.161

Turn on : 29.5000

Width : 0.190

Height : 2.000

Entry



B0L100S, U20-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch74

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch76

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch78

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch79

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch82

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch83

calib_packv5_042523_0143.root, FC#6, port A1


Entries	42
Mean	31.38
Std Dev	5.08

Turn on : 29.5000

Width : 0.204

Height : 2.000


Entry



B0L100S, U20-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	27
Mean	30.63
Std Dev	1.222

Turn on : 19.0747

Width : 2.174


Height : 2.000



B0L100S, U20-ch87

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U20-ch88

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	29
Std Dev	0

B0L100S, U20-ch89

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch90

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	6
Mean	30
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U20-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch92

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	26
Std Dev	0

0 10 20 30 40 50 60 70

ampl



B0L100S, U20-ch94

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	20
Mean	31.3
Std Dev	1.187

Turn on : 29.5000

Width : 0.198

Height : 2.000



B0L100S, U20-ch95

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch96

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	5
Mean	30.2
Std Dev	0.7483

0 10 20 30 40 50 60 70

ampl



B0L100S, U20-ch97

calib_packv5_042523_0143.root, FC#6, port A1


Entries	40
Mean	31.18
Std Dev	1.302

Turn on : 20.0356

Width : 1.802

Height : 2.000


Entry



B0L100S, U20-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	2
Mean	0
Std Dev	0

B0L100S, U20-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch103

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch104

calib_packv5_042523_0143.root, FC#6, port A1


Entry

3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	8
Mean	30
Std Dev	0.866


ampl



B0L100S, U20-ch105

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch109

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	13
Std Dev	13

ampl



B0L100S, U20-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch111

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	26
Mean	28.12
Std Dev	8.177

Turn on : 19.6276

Width : 2.037

Height : 2.000



B0L100S, U20-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch118

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	34
Mean	30.94
Std Dev	1.798

Turn on : 24.8819

Width : 2.711

Height : 2.000



B0L100S, U20-ch119

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch123

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U20-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	2
Mean	0
Std Dev	0

B0L100S, U20-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch126

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U20-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	1
Mean	0
Std Dev	0

B0L100S, U20-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0