




# B0L101S, U1-ch0

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch1

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch2

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch3

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch4

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch5

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U1-ch6

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0



# B0L101S, U1-ch7

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch8

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch9

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch10

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch11

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch12

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch13

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch14

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0



# B0L101S, U1-ch15

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch16

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch17

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch18

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch19

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch20

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch21

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch22

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch23

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch24

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch25

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch26

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch27

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




# B0L101S, U1-ch28

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	7
Mean	0
Std Dev	0


Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B0L101S, U1-ch29

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch30

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L101S, U1-ch31

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch32

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch33

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch34

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U1-ch35

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch36

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch37

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch38

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0



# B0L101S, U1-ch39

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch40

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch41

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch42

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch43

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch44

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch45

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch46

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch47

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch48

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch49

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch50

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch51

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch52

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch53

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch54

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000






# B0L101S, U1-ch55

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B0L101S, U1-ch56

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	7
Mean	14.57
Std Dev	5.949

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U1-ch57

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch58

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch59

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch60

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	50
Std Dev	0

# B0L101S, U1-ch61

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch62

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch63

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch64

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch65

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch66

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch67

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch68

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch69

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch70

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	6
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000





# B0L101S, U1-ch71

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch72

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch73

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch74

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch75

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch76

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch77

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch78

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch79

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch80

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	4
Mean	16
Std Dev	16.97

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U1-ch81

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch82

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch83

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch84

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

Entries	4
Mean	13.25
Std Dev	16.33

# B0L101S, U1-ch85

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch86

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0



# B0L101S, U1-ch87

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0.5
Std Dev	0.5

# B0L101S, U1-ch88

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch89

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch90

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch91

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch92

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	11.5
Std Dev	11.5


ampl



# B0L101S, U1-ch93

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch94

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	5
Mean	15.4
Std Dev	15.76



# B0L101S, U1-ch95

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	6
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U1-ch96

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch97

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch98

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	12.75
Std Dev	13.14

# B0L101S, U1-ch99

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch100

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	5
Mean	27.4
Std Dev	21.09

# B0L101S, U1-ch101

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0


# B0L101S, U1-ch102

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	7
Mean	24.43
Std Dev	19.52

Turn on : 5.0000  
Width : 0.000  
Height : 1.000





# B0L101S, U1-ch103

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch104

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch105

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

# B0L101S, U1-ch106

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

# B0L101S, U1-ch107

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch108

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	14
Mean	16.14
Std Dev	17.63

Turn on : 15.0420

Width : 0.167


Height : 1.000



# B0L101S, U1-ch109

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	20
Std Dev	28.28

# B0L101S, U1-ch110

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch111

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L101S, U1-ch112

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0


# B0L101S, U1-ch113

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	7
Mean	0
Std Dev	0


Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B0L101S, U1-ch114

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

Entries	8
Mean	25.25
Std Dev	20.75

# B0L101S, U1-ch115

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	3
Mean	17.33
Std Dev	24.51

# B0L101S, U1-ch116

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U1-ch117

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

# B0L101S, U1-ch118

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry






# B0L101S, U1-ch119

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	12.5
Std Dev	21.65

# B0L101S, U1-ch120

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch121

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




Entries	4
Mean	0
Std Dev	0

# B0L101S, U1-ch122

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	9
Mean	24.67
Std Dev	17.78

# B0L101S, U1-ch123


calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	8
Mean	7.5
Std Dev	19.84

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

ampl



# B0L101S, U1-ch124

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	12
Mean	33.42
Std Dev	12.47

Turn on : 15.6555

Width : 1.514


Height : 1.125



# B0L101S, U1-ch125

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U1-ch126

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U1-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

Entries	12
Mean	13.17
Std Dev	19.55

Turn on : 24.7553

Width : 0.929

Height : 1.000



# B0L101S, U1-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

Entries	12
Mean	13.17
Std Dev	19.55

Turn on : 24.7553

Width : 0.929

Height : 1.000

