






B1L103S, U2-ch1, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L103S, U2-ch2, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































0









































































B1L103S, U2-ch7, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































































































































































B1L103S, U2-ch15, adc3




























































































































































B1L103S, U2-ch21, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











B1L103S, U2-ch22, adc3





























































B1L103S, U2-ch24, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




















































































































































































































B1L103S, U2-ch33, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





























































































B1L103S, U2-ch37, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U2-ch39, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U2-ch42, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































0





























































































































































B1L103S, U2-ch52, adc3







































































































































































B1L103S, U2-ch59, adc3




























B1L103S, U2-ch60, adc4


















































































B1L103S, U2-ch63, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L103S, U2-ch66, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L103S, U2-ch68, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































































































B1L103S, U2-ch74, adc4


























































B1L103S, U2-ch76, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
























































































































































B1L103S, U2-ch83, adc3














B1L103S, U2-ch83, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































B1L103S, U2-ch89, adc7 calib_packv5_042523_0143.root, FC#7, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







































































































































































































































































































































































































































































































































































































































































































































































































































































































































B1L103S, U2-ch127, adc7 calib_packv5_042523_0143.root, FC#7, port C2

