

B1L001S, U11-ch14 calib_packv5_042523_0143.root, FC#2, port C2 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5

10

20

30


40

50

60

70

ampl



B1L001S, U11-ch16 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30


40

50

60

70


ampl





B1L001S, U11-ch18 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

B1L001S, U11-ch19 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl













B1L001S, U11-ch24 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl




















B1L001S, U11-ch32 42523_0143.root, FC#2, port C2





B1L001S, U11-ch34 42523_0143.root, FC#2, port C2





B1L001S, U11-ch35 calib_packv5_042523_0143.root, FC#2, port C2 **Entries** Mean


1


0


0














B1L001S, U11-ch40 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2


2

0









B1L001S, U11-ch44 calib_packv5_042523_0143.root, FC#2, port C2 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5

10

20

30


40

50

60

70

ampl





B1L001S, U11-ch46 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl


B1L001S, U11-ch47 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


B1L001S, U11-ch48 42523_0143.root, FC#2, port C2


































B1L001S, U11-ch60 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl





B1L001S, U11-ch63 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl


B1L001S, U11-ch64 calib_packv5_042523_0143.root, FC#2, port C2 2 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000


2


0

0













B1L001S, U11-ch68 calib_packv5_042523_0143.root, FC#2, port C2 **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6






B1L001S, U11-ch70 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl











B1L001S, U11-ch74 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl















B1L001S, U11-ch80 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2













B1L001S, U11-ch84 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl







B1L001S, U11-ch88 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4



B1L001S, U11-ch89 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40


50


60


70

ampl


B1L001S, U11-ch90 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** Mean Std Dev Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4











B1L001S, U11-ch93 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

































































































B1L001S, U11-ch127 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 Mean Std Dev 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2

2

0

0

