



# B1L001S, U8-ch0 523\_0143.root, FC#2, port C2











# B1L001S, U8-ch4 calib\_packv5\_042523\_0143.root, FC#2, port C2


2

0


0








B1L001S, U8-ch7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl




B1L001S, U8-ch9 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70


ampl
















































































































































































































































































# B1L001S, U8-ch106 calib\_packv5\_042523\_0143.root, FC#2, port C2





B1L001S, U8-ch108 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2



B1L001S, U8-ch109 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2

10

20

30

40


50

60


70

ampl


B1L001S, U8-ch110 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl











B1L001S, U8-ch114 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl



































B1L001S, U8-ch127 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl