






B1L102S, U6-ch1, adc7 calib_packv5_042523_0143.root, FC#11, port A2













































2





B1L102S, U6-ch3, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U6-ch5, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U6-ch6, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** Mean 19 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





















































































































B1L102S, U6-ch11, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















2














B1L102S, U6-ch13, adc3










































































































2

























2
















































2








































































B1L102S, U6-ch23, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0







































































B1L102S, U6-ch27, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
































B1L102S, U6-ch29, adc3





























































B1L102S, U6-ch31, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0








































































B1L102S, U6-ch35, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































































































































0

























B1L102S, U6-ch42, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






























































































B1L102S, U6-ch46, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U6-ch47, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U6-ch48, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl














































B1L102S, U6-ch50, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































0















































B1L102S, U6-ch55, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl











B1L102S, U6-ch56, adc3





































0








































































B1L102S, U6-ch60, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L102S, U6-ch63, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































B1L102S, U6-ch68, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































0









































































B1L102S, U6-ch73, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


























































































































































B1L102S, U6-ch80, adc3




































0














B1L102S, U6-ch82, adc3





































B1L102S, U6-ch83, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















































































B1L102S, U6-ch87, adc3














0

























B1L102S, U6-ch88, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















0





2


















































































































































































































































































































































































































































































































































B1L102S, U6-ch112, adc3

























































































































































































































































































B1L102S, U6-ch124, adc3

