




# B0L101S, U4-ch0

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |      |
|---------|------|
| Entries | 6    |
| Mean    | 21.5 |
| Std Dev | 20.3 |

# B0L101S, U4-ch1

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch2

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch3

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch4

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch5

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch6

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U4-ch7

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |


# B0L101S, U4-ch8

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

|         |   |
|---------|---|
| Entries | 7 |
| Mean    | 0 |
| Std Dev | 0 |


Turn on : 5.0000  
Width : 0.000  
Height : 1.000



# B0L101S, U4-ch9

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch10

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch11

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch12

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch13

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch14

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U4-ch15

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch16

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch17

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch18

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch19

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch20

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch21

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch22

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 5 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000

Height : 1.000





# B0L101S, U4-ch23

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

ampl



# B0L101S, U4-ch24

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |


ampl



# B0L101S, U4-ch25

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch26

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch27

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch28

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch29

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch30

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch31

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch32

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch33

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch34

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch35

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch36

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch37

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch38

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U4-ch39

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch40

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch41

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 5 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U4-ch42

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch43

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch44

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch45

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch46

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry





# B0L101S, U4-ch47

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch48

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch49

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch50

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

ampl



# B0L101S, U4-ch51

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch52

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch53

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch54

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch55

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch56

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch57

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch58

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch59

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch60

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch61

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch62

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

|         |       |
|---------|-------|
| Entries | 10    |
| Mean    | 3.5   |
| Std Dev | 2.291 |

7

6

5

4

3

2

1

0

Turn on : 5.0000

Width : 0.000

Height : 1.000

0

10

20

30


40

50

60

70

ampl





# B0L101S, U4-ch63

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch64

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |    |
|---------|----|
| Entries | 1  |
| Mean    | 24 |
| Std Dev | 0  |

# B0L101S, U4-ch65

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch66

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch67

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch68

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch69

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch70

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch71

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch72

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch73

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch74

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch75

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch76

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch77

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

|         |      |
|---------|------|
| Entries | 5    |
| Mean    | 5.6  |
| Std Dev | 11.2 |

# B0L101S, U4-ch78

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch79

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch80

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch81

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 5 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U4-ch82

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch83

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch84

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch85

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch86

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch87

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch88

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 5 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U4-ch89

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch90

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch91

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch92

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch93

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch94

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

|         |       |
|---------|-------|
| Entries | 4     |
| Mean    | 7     |
| Std Dev | 8.185 |



# B0L101S, U4-ch95

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch96

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch97

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch98

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch99

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch100

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch101

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |     |
|---------|-----|
| Entries | 5   |
| Mean    | 1.6 |
| Std Dev | 3.2 |

Turn on : 5.0000

Width : 0.000

Height : 1.000

# B0L101S, U4-ch102

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

|         |       |
|---------|-------|
| Entries | 3     |
| Mean    | 16    |
| Std Dev | 11.31 |

ampl





# B0L101S, U4-ch103

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch104

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch105

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch106

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 5 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L101S, U4-ch107

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch108

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |       |
|---------|-------|
| Entries | 4     |
| Mean    | 2.25  |
| Std Dev | 3.897 |

# B0L101S, U4-ch109

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch110

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |



# B0L101S, U4-ch111

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch112

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



# B0L101S, U4-ch113

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch114

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch115

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch116

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 3 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch117

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 0 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch118

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |       |
|---------|-------|
| Entries | 4     |
| Mean    | 12.5  |
| Std Dev | 12.26 |



# B0L101S, U4-ch119

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 2 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch120

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry



# B0L101S, U4-ch121

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry




|         |   |
|---------|---|
| Entries | 4 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch122

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |       |
|---------|-------|
| Entries | 4     |
| Mean    | 30.25 |
| Std Dev | 24.69 |

# B0L101S, U4-ch123

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry



|         |   |
|---------|---|
| Entries | 1 |
| Mean    | 0 |
| Std Dev | 0 |

# B0L101S, U4-ch124


calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

|         |       |
|---------|-------|
| Entries | 10    |
| Mean    | 5.8   |
| Std Dev | 14.52 |

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

ampl



# B0L101S, U4-ch125

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |   |
|---------|---|
| Entries | 6 |
| Mean    | 0 |
| Std Dev | 0 |

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L101S, U4-ch126

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |       |
|---------|-------|
| Entries | 15    |
| Mean    | 23.13 |
| Std Dev | 23.02 |

Turn on : 16.9093

Width : 0.206

Height : 1.000





# B0L101S, U4-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1


Entry

|         |       |
|---------|-------|
| Entries | 11    |
| Mean    | 19.73 |
| Std Dev | 20.93 |

**Turn on : 16.7687**

**Width : 0.156**

**Height : 1.000**



# B0L101S, U4-ch127

calib\_packv5\_042523\_0143.root, FC#1, port C1

Entry

|         |       |
|---------|-------|
| Entries | 11    |
| Mean    | 19.73 |
| Std Dev | 20.93 |

Turn on : 16.7687

Width : 0.156

Height : 1.000

