

B1L103S, U24-ch0, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	122
Mean	20.42
Std Dev	12.07

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch0, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	33.8
Std Dev	7.325




B1L103S, U24-ch0, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	38.25
Std Dev	11.9



B1L103S, U24-ch0, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entries	79
Mean	43.81
Std Dev	14.06

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch0, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.67
Std Dev	3.848




B1L103S, U24-ch0, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	57.92
Std Dev	8.622



B1L103S, U24-ch0, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch0, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	2.737
Std Dev	11.61

Entry



B1L103S, U24-ch1, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	26.81
Std Dev	10.57

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch1, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	32.23
Std Dev	13.29




B1L103S, U24-ch1, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	42.37
Std Dev	7.834




B1L103S, U24-ch1, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	47.9
Std Dev	10.69




B1L103S, U24-ch1, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	48
Mean	56.44
Std Dev	2.95




B1L103S, U24-ch1, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	47
Mean	58.81
Std Dev	9.005



B1L103S, U24-ch1, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	3
Mean	61.67
Std Dev	0.4714

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch1, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch2, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	103
Mean	21.31
Std Dev	11.34




B1L103S, U24-ch2, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	93
Mean	30.96
Std Dev	11.45

Entry




B1L103S, U24-ch2, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	41.67
Std Dev	3.519




B1L103S, U24-ch2, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	45.76
Std Dev	8.87




B1L103S, U24-ch2, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	53.46
Std Dev	3.462



B1L103S, U24-ch2, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70


ampl

Entries	62
Mean	59.02
Std Dev	3.149

B1L103S, U24-ch2, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch2, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch3, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	27.22
Std Dev	10.31



B1L103S, U24-ch3, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	83
Mean	36.23
Std Dev	7.888

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch3, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	38.94
Std Dev	14.24



B1L103S, U24-ch3, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	50.26
Std Dev	6.432

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



B1L103S, U24-ch3, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	47
Mean	57.47
Std Dev	2.728

B1L103S, U24-ch3, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry

8
7
6
5
4
3
2
1
0

Entries	34
Mean	59.44
Std Dev	10.45

ampl


0 10 20 30 40 50 60 70



B1L103S, U24-ch3, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch3, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0


Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch4, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	21
Std Dev	12.85




B1L103S, U24-ch4, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	30.4
Std Dev	11.84

Entry




B1L103S, U24-ch4, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	41.18
Std Dev	6.396




B1L103S, U24-ch4, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	45.46
Std Dev	10.07




B1L103S, U24-ch4, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	52.04
Std Dev	11.39




B1L103S, U24-ch4, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	47
Mean	58.45
Std Dev	8.951




B1L103S, U24-ch4, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	9
Mean	62.44
Std Dev	0.6849



B1L103S, U24-ch4, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch5, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	98
Mean	26.79
Std Dev	8.151

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch5, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	34.51
Std Dev	10.52




B1L103S, U24-ch5, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	41.81
Std Dev	9.656



B1L103S, U24-ch5, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	58
Mean	49.52
Std Dev	3.047

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch5, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	56.01
Std Dev	7.365




B1L103S, U24-ch5, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	36
Mean	60.03
Std Dev	2.843



B1L103S, U24-ch5, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch5, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch6, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	97
Mean	20.34
Std Dev	12.38



B1L103S, U24-ch6, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	89
Mean	28.52
Std Dev	13.24

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch6, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	42
Mean	39.17
Std Dev	6.708




B1L103S, U24-ch6, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	45.91
Std Dev	3.445




B1L103S, U24-ch6, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entries	69
Mean	51.77
Std Dev	3.389

Entry




B1L103S, U24-ch6, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	58.66
Std Dev	2.775




B1L103S, U24-ch6, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.53
Std Dev	15.45



B1L103S, U24-ch6, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch7, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	75
Mean	26.31
Std Dev	12.38

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch7, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	34.78
Std Dev	11.52




B1L103S, U24-ch7, adc2

calib_packv5_041523_1651.root, FC#0, port C2


Entries	76
Mean	42.86
Std Dev	10.53

Entry



B1L103S, U24-ch7, adc3

calib_packv5_041523_1651.root, FC#0, port C2




B1L103S, U24-ch7, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	57.73
Std Dev	2.857




B1L103S, U24-ch7, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	28
Mean	58.93
Std Dev	11.5



B1L103S, U24-ch7, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch7, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0


Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch8, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	21.77
Std Dev	12.8



B1L103S, U24-ch8, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	94
Mean	29.87
Std Dev	14.37

Entry

16
14
12
10
8
6
4
2
0


0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch8, adc2


calib_packv5_041523_1651.root, FC#0, port C2



B1L103S, U24-ch8, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	56
Mean	48.25
Std Dev	3.06

B1L103S, U24-ch8, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	52.23
Std Dev	10.1




B1L103S, U24-ch8, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	58.44
Std Dev	7.898



B1L103S, U24-ch8, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch8, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0


ampl

B1L103S, U24-ch9, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	24.85
Std Dev	12.64

Entry




B1L103S, U24-ch9, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	84
Mean	31.76
Std Dev	14

Entry



B1L103S, U24-ch9, adc2

calib_packv5_041523_1651.root, FC#0, port C2




B1L103S, U24-ch9, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	50.52
Std Dev	3.192



B1L103S, U24-ch9, adc4


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	70
Mean	57.09
Std Dev	3.206

ampl




B1L103S, U24-ch9, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	29
Mean	59
Std Dev	11.26



B1L103S, U24-ch9, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L103S, U24-ch9, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	1.105
Std Dev	4.689


Entry



B1L103S, U24-ch10, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	99
Mean	22.96
Std Dev	12.43




B1L103S, U24-ch10, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	36.51
Std Dev	3.612



B1L103S, U24-ch10, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

10

8

6

4

2


0

Entries 73

Mean 36.59

Std Dev 15.88

ampl




B1L103S, U24-ch10, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	47.78
Std Dev	10.25



B1L103S, U24-ch10, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

6

5

4

3

2

1

0

Entries 46

Mean 55.98

Std Dev 3.193

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch10, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	58.63
Std Dev	8.854



B1L103S, U24-ch10, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	5
Mean	61.4
Std Dev	1.2

ampl

0 10 20 30 40 50 60 70

B1L103S, U24-ch10, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch11, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	99
Mean	23.09
Std Dev	14.11

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch11, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	36.61
Std Dev	5.903




B1L103S, U24-ch11, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	83
Mean	43
Std Dev	8.99



B1L103S, U24-ch11, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry

12
10
8
6
4
2
0

Entries	72
Mean	42.79
Std Dev	19.37

ampl


0 10 20 30 40 50 60 70



B1L103S, U24-ch11, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch11, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	34
Mean	61.21
Std Dev	1.676



B1L103S, U24-ch11, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch11, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch12, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	107
Mean	20.26
Std Dev	12.21

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch12, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	74
Mean	29.36
Std Dev	12.62

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch12, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	40.87
Std Dev	5.623

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch12, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.02
Std Dev	6.874




B1L103S, U24-ch12, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	52.66
Std Dev	8.191



B1L103S, U24-ch12, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	55
Mean	57.4
Std Dev	8.305

ampl




B1L103S, U24-ch12, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.76
Std Dev	1.307



B1L103S, U24-ch12, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch13, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	74
Mean	28.38
Std Dev	7.437




B1L103S, U24-ch13, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	35.83
Std Dev	6.914




B1L103S, U24-ch13, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	79
Mean	38.63
Std Dev	14.24

Entry




B1L103S, U24-ch13, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	50.25
Std Dev	3.243




B1L103S, U24-ch13, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	55.6
Std Dev	2.736



B1L103S, U24-ch13, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch13, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	4
Mean	61.25
Std Dev	1.299

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch13, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry



B1L103S, U24-ch14, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	73
Mean	25.71
Std Dev	8.983

Entry

10
8
6
4
2
0

ampl

0

10

20

30

40

50

60


70

B1L103S, U24-ch14, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	34.36
Std Dev	3.384




B1L103S, U24-ch14, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	87
Mean	41.32
Std Dev	5.881




B1L103S, U24-ch14, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	45.32
Std Dev	12.94




B1L103S, U24-ch14, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	52.93
Std Dev	7.768




B1L103S, U24-ch14, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	58.15
Std Dev	8.585



B1L103S, U24-ch14, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

3
2.5
2
1.5
1
0.5
0

Entries	13
Mean	60.92
Std Dev	1.639

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch14, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



B1L103S, U24-ch15, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	72
Mean	25.68
Std Dev	11.23

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch15, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	91
Mean	31.44
Std Dev	13.74

Entry

14
12
10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch15, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	41.47
Std Dev	10.92




B1L103S, U24-ch15, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	50.21
Std Dev	3.022




B1L103S, U24-ch15, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	72
Mean	56.36
Std Dev	7.476



B1L103S, U24-ch15, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	28
Mean	60.43
Std Dev	1.635

B1L103S, U24-ch15, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	2
Mean	63
Std Dev	0


ampl

B1L103S, U24-ch15, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	18
Mean	1.278
Std Dev	5.268


Entry



B1L103S, U24-ch16, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	24.46
Std Dev	11.94



B1L103S, U24-ch16, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	79
Mean	31.86
Std Dev	12.57

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch16, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.05
Std Dev	13.16




B1L103S, U24-ch16, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	48.9
Std Dev	3.928




B1L103S, U24-ch16, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	54.71
Std Dev	4.294




B1L103S, U24-ch16, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	48
Mean	60.17
Std Dev	1.929



B1L103S, U24-ch16, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch16, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	1.684
Std Dev	7.146

Entry



B1L103S, U24-ch17, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	23.99
Std Dev	11

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch17, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	30.32
Std Dev	13.38

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch17, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	74
Mean	41.55
Std Dev	7.895




B1L103S, U24-ch17, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	49.29
Std Dev	3.297




B1L103S, U24-ch17, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	55.43
Std Dev	2.622




B1L103S, U24-ch17, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	50
Mean	58.86
Std Dev	8.713



B1L103S, U24-ch17, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch17, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



B1L103S, U24-ch18, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	100
Mean	25.03
Std Dev	11.09

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch18, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	74
Mean	31.07
Std Dev	12.72

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch18, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.54
Std Dev	6.133




B1L103S, U24-ch18, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	47
Mean	48.81
Std Dev	3.233



B1L103S, U24-ch18, adc4

calib_packv5_041523_1651.root, FC#0, port C2


Entries	80
Mean	55.05
Std Dev	3.365

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl



B1L103S, U24-ch18, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch18, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	6
Mean	61.83
Std Dev	1.462

B1L103S, U24-ch18, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch19, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	71
Mean	24.75
Std Dev	11.01

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




B1L103S, U24-ch19, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	88
Mean	32
Std Dev	11.92

Entry




B1L103S, U24-ch19, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	59
Mean	40.69
Std Dev	9.936



B1L103S, U24-ch19, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch19, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch19, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	40
Mean	58.73
Std Dev	9.667



B1L103S, U24-ch19, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch19, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch20, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	73
Mean	24.37
Std Dev	10.2

Entry




B1L103S, U24-ch20, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	29.76
Std Dev	11.72




B1L103S, U24-ch20, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	39.67
Std Dev	5.798




B1L103S, U24-ch20, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	45.22
Std Dev	9.004




B1L103S, U24-ch20, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	61
Mean	50.61
Std Dev	9.75



B1L103S, U24-ch20, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch20, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	10
Mean	61.3
Std Dev	1.735

B1L103S, U24-ch20, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84


Entry



B1L103S, U24-ch21, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	76
Mean	22.63
Std Dev	13.43




B1L103S, U24-ch21, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	83
Mean	32.89
Std Dev	11.88




B1L103S, U24-ch21, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	42.48
Std Dev	6.45



B1L103S, U24-ch21, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	63
Mean	48.4
Std Dev	6.86

B1L103S, U24-ch21, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	54.68
Std Dev	7.572



B1L103S, U24-ch21, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry

8
7
6
5
4
3
2
1
0

Entries	48
Mean	58.85
Std Dev	8.914

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch21, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch21, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch22, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	98
Mean	22.21
Std Dev	12.08



B1L103S, U24-ch22, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	30.22
Std Dev	12.64




B1L103S, U24-ch22, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	39.08
Std Dev	10.87




B1L103S, U24-ch22, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	47.76
Std Dev	6.732




B1L103S, U24-ch22, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	54.49
Std Dev	3.795




B1L103S, U24-ch22, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	50
Mean	59.42
Std Dev	2.801



B1L103S, U24-ch22, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch22, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.211
Std Dev	13.62

Entry



B1L103S, U24-ch23, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	25.24
Std Dev	10.4

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch23, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	32.35
Std Dev	11.1




B1L103S, U24-ch23, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	74
Mean	40.32
Std Dev	10.17




B1L103S, U24-ch23, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	49.02
Std Dev	3.221




B1L103S, U24-ch23, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	54.87
Std Dev	7.358




B1L103S, U24-ch23, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	42
Mean	58.4
Std Dev	9.467



B1L103S, U24-ch23, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch23, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch24, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	24.44
Std Dev	9.726




B1L103S, U24-ch24, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	30.94
Std Dev	11.3

Entry



B1L103S, U24-ch24, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	75
Mean	40.15
Std Dev	8.737

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch24, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	48.16
Std Dev	2.802




B1L103S, U24-ch24, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	53.81
Std Dev	3.287




B1L103S, U24-ch24, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	58.14
Std Dev	8.611




B1L103S, U24-ch24, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	61.69
Std Dev	1.264



B1L103S, U24-ch24, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch25, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	114
Mean	26.23
Std Dev	10.42




B1L103S, U24-ch25, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	32.59
Std Dev	13.45



B1L103S, U24-ch25, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	70
Mean	43.77
Std Dev	3.243

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch25, adc3


calib_packv5_041523_1651.root, FC#0, port C2

Entries	73
Mean	50.64
Std Dev	6.653

Entry

10
8
6
4
2
0

ampl




B1L103S, U24-ch25, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	55.75
Std Dev	8.288




B1L103S, U24-ch25, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	35
Mean	61.11
Std Dev	1.469



B1L103S, U24-ch25, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch25, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch26, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	25.47
Std Dev	7.295




B1L103S, U24-ch26, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	29.83
Std Dev	11.51

Entry




B1L103S, U24-ch26, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	40.62
Std Dev	6.156




B1L103S, U24-ch26, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	47.21
Std Dev	3.891




B1L103S, U24-ch26, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	52.52
Std Dev	7.591




B1L103S, U24-ch26, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	58
Mean	59.16
Std Dev	2.815



B1L103S, U24-ch26, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch26, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73


Entry



B1L103S, U24-ch27, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	96
Mean	21.48
Std Dev	14.1



B1L103S, U24-ch27, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	34.85
Std Dev	10.13




B1L103S, U24-ch27, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	43.48
Std Dev	8.698




B1L103S, U24-ch27, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	50.19
Std Dev	6.813




B1L103S, U24-ch27, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	57.47
Std Dev	2.618




B1L103S, U24-ch27, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	34
Mean	59.32
Std Dev	10.48



B1L103S, U24-ch27, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	0
Mean	0
Std Dev	0

B1L103S, U24-ch27, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch28, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entries	102
Mean	22.71
Std Dev	10.65

Entry

16
14
12
10
8
6
4
2
0

ampl



B1L103S, U24-ch28, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	80
Mean	28.27
Std Dev	13.32

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch28, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	56
Mean	38.41
Std Dev	9.428

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch28, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	47.26
Std Dev	3.355




B1L103S, U24-ch28, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	44
Mean	53.23
Std Dev	2.851



B1L103S, U24-ch28, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch28, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	17
Mean	57.82
Std Dev	14.56



B1L103S, U24-ch28, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	19
Mean	0
Std Dev	0

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch29, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	97
Mean	20.3
Std Dev	13.85

Entry

30
25
20
15
10
5
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch29, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	32.57
Std Dev	11.52




B1L103S, U24-ch29, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	40.43
Std Dev	9.778




B1L103S, U24-ch29, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	85
Mean	47.01
Std Dev	10.96




B1L103S, U24-ch29, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.19
Std Dev	10.75




B1L103S, U24-ch29, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	40
Mean	59.02
Std Dev	9.637



B1L103S, U24-ch29, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

0 10 20 30 40 50 60 70

ampl

Entries	6
Mean	61.67
Std Dev	1.247

B1L103S, U24-ch29, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0


ampl

B1L103S, U24-ch30, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	95
Mean	23.87
Std Dev	8.893


Entry



B1L103S, U24-ch30, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	67
Mean	31.88
Std Dev	8.518



B1L103S, U24-ch30, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	73
Mean	34.51
Std Dev	14.76

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch30, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	47.58
Std Dev	3.835




B1L103S, U24-ch30, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	52.93
Std Dev	3.262



B1L103S, U24-ch30, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch30, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	15
Mean	57.27
Std Dev	15.37




B1L103S, U24-ch30, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	8.905
Std Dev	21.81


Entry



B1L103S, U24-ch31, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	96
Mean	20.88
Std Dev	12.41




B1L103S, U24-ch31, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	34.42
Std Dev	6.871




B1L103S, U24-ch31, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.45
Std Dev	12.51




B1L103S, U24-ch31, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	81
Mean	44.41
Std Dev	14.11




B1L103S, U24-ch31, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	54.88
Std Dev	3.728




B1L103S, U24-ch31, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	49
Mean	58.35
Std Dev	8.845



B1L103S, U24-ch31, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch31, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch32, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	24.75
Std Dev	9.38




B1L103S, U24-ch32, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	31.46
Std Dev	10.94



B1L103S, U24-ch32, adc2

calib_packv5_041523_1651.root, FC#0, port C2


Entries	72
Mean	37.4
Std Dev	12.59

Entry

10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch32, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	48.95
Std Dev	3.243

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

ampl

70




B1L103S, U24-ch32, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	55.14
Std Dev	2.831




B1L103S, U24-ch32, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	43
Mean	59.02
Std Dev	9.322



B1L103S, U24-ch32, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


10

Mean

61

Std Dev

1.673



B1L103S, U24-ch32, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	18
Mean	0
Std Dev	0

ampl


0 10 20 30 40 50 60 70

B1L103S, U24-ch33, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	28.68
Std Dev	8.124




B1L103S, U24-ch33, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	78
Mean	34.47
Std Dev	11.37

Entry




B1L103S, U24-ch33, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	51
Mean	43.45
Std Dev	3.494



B1L103S, U24-ch33, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch33, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	56.39
Std Dev	3.672




B1L103S, U24-ch33, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	38
Mean	58.45
Std Dev	9.957



B1L103S, U24-ch33, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch33, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch34, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	23.27
Std Dev	10.69

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



B1L103S, U24-ch34, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch34, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	41.33
Std Dev	6.105




B1L103S, U24-ch34, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	45.18
Std Dev	11.29




B1L103S, U24-ch34, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	52.45
Std Dev	7.726




B1L103S, U24-ch34, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	59
Mean	57.86
Std Dev	8.123



B1L103S, U24-ch34, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch34, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	19
Mean	1
Std Dev	4.243

B1L103S, U24-ch35, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	102
Mean	21.31
Std Dev	13.82



B1L103S, U24-ch35, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	76
Mean	30.08
Std Dev	13.94




B1L103S, U24-ch35, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	41.83
Std Dev	9.042




B1L103S, U24-ch35, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	50.12
Std Dev	3.072




B1L103S, U24-ch35, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	56.49
Std Dev	2.613



B1L103S, U24-ch35, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch35, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	6
Mean	61.83
Std Dev	0.3727



B1L103S, U24-ch35, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	18
Mean	0
Std Dev	0

B1L103S, U24-ch36, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	90
Mean	24.19
Std Dev	10.1

Entry



B1L103S, U24-ch36, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	72
Mean	29.82
Std Dev	13.09

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch36, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	40.45
Std Dev	6.225




B1L103S, U24-ch36, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	47.61
Std Dev	3.902




B1L103S, U24-ch36, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	53.44
Std Dev	3.427



B1L103S, U24-ch36, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch36, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	16
Mean	61.69
Std Dev	1.356



B1L103S, U24-ch36, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	0.8947
Std Dev	3.796



B1L103S, U24-ch37, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	94
Mean	24.95
Std Dev	10.52

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch37, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	31.55
Std Dev	11.02



B1L103S, U24-ch37, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	78
Mean	42.04
Std Dev	3.462

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch37, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	48.94
Std Dev	3.405




B1L103S, U24-ch37, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	48
Mean	55.35
Std Dev	2.788



B1L103S, U24-ch37, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch37, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	3
Mean	62.67
Std Dev	0.4714

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch37, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch38, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	109
Mean	21.86
Std Dev	11.56




B1L103S, U24-ch38, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	30.18
Std Dev	12.19




B1L103S, U24-ch38, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	39.37
Std Dev	7.906




B1L103S, U24-ch38, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	47.89
Std Dev	3.58




B1L103S, U24-ch38, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	54.2
Std Dev	3.079



B1L103S, U24-ch38, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch38, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.87
Std Dev	1.147



B1L103S, U24-ch38, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch39, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	25.43
Std Dev	11.18

Entry




B1L103S, U24-ch39, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	30.84
Std Dev	12.77




B1L103S, U24-ch39, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.62
Std Dev	10.25




B1L103S, U24-ch39, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	49.05
Std Dev	3.588




B1L103S, U24-ch39, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	45
Mean	54.09
Std Dev	8.705




B1L103S, U24-ch39, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	58.47
Std Dev	8.596




B1L103S, U24-ch39, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	9
Mean	61.56
Std Dev	1.771



B1L103S, U24-ch39, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch40, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	83
Mean	26.49
Std Dev	8.16

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl



B1L103S, U24-ch40, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	31.62
Std Dev	12.41




B1L103S, U24-ch40, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	40.01
Std Dev	11.59




B1L103S, U24-ch40, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	48.83
Std Dev	3.504




B1L103S, U24-ch40, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.16
Std Dev	3.488




B1L103S, U24-ch40, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	58.57
Std Dev	8.239



B1L103S, U24-ch40, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch40, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch41, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	104
Mean	20.24
Std Dev	14.41



B1L103S, U24-ch41, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	70
Mean	35.93
Std Dev	5.543



B1L103S, U24-ch41, adc2


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	67
Mean	43.61
Std Dev	3.148

ampl



B1L103S, U24-ch41, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entries	68
Mean	44.97
Std Dev	15.51

Entry

10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch41, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	55.03
Std Dev	7.659




B1L103S, U24-ch41, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	39
Mean	60.64
Std Dev	2.019



B1L103S, U24-ch41, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch41, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch42, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	23.56
Std Dev	10.23

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch42, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	33.96
Std Dev	7.307

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch42, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	41.47
Std Dev	6.734




B1L103S, U24-ch42, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	42.32
Std Dev	14.8




B1L103S, U24-ch42, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	53.68
Std Dev	7.708




B1L103S, U24-ch42, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	54
Mean	58.89
Std Dev	3.041



B1L103S, U24-ch42, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch42, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch43, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	24.87
Std Dev	9.984




B1L103S, U24-ch43, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	74
Mean	32.85
Std Dev	9.32

Entry




B1L103S, U24-ch43, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	41.13
Std Dev	7.774




B1L103S, U24-ch43, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	45.92
Std Dev	10.76




B1L103S, U24-ch43, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	53.77
Std Dev	7.564




B1L103S, U24-ch43, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	54
Mean	59.44
Std Dev	2.872



B1L103S, U24-ch43, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch43, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch44, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	71
Mean	23.79
Std Dev	10.11

Entry




B1L103S, U24-ch44, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	70
Mean	29.21
Std Dev	12.42

Entry




B1L103S, U24-ch44, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	83
Mean	39.73
Std Dev	7.358




B1L103S, U24-ch44, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	48.02
Std Dev	3.69




B1L103S, U24-ch44, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	53.61
Std Dev	3.704




B1L103S, U24-ch44, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	57.41
Std Dev	8.177




B1L103S, U24-ch44, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	14
Mean	61.79
Std Dev	1.372



B1L103S, U24-ch44, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry



B1L103S, U24-ch45, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	25.46
Std Dev	10.91

Entry

12

10

8

6

4

2

0

ampl

0

10

20

30

40

50


60

70

B1L103S, U24-ch45, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	34.84
Std Dev	10.51



B1L103S, U24-ch45, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	66
Mean	43.8
Std Dev	6.451

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch45, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	50.02
Std Dev	3.025




B1L103S, U24-ch45, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	66
Mean	53.67
Std Dev	12.08



B1L103S, U24-ch45, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch45, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch45, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch46, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	61
Mean	19.87
Std Dev	12.12

Entry

16
14
12
10
8
6
4
2
0

ampl


0 10 20 30 40 50 60 70



B1L103S, U24-ch46, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	93
Mean	28.03
Std Dev	12.33




B1L103S, U24-ch46, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	65
Mean	38.12
Std Dev	8.998



B1L103S, U24-ch46, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch46, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	52.48
Std Dev	7.483




B1L103S, U24-ch46, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	47
Mean	56.72
Std Dev	8.946




B1L103S, U24-ch46, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	25
Mean	60.8
Std Dev	2.482



B1L103S, U24-ch46, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	20
Mean	3
Std Dev	13.08

B1L103S, U24-ch47, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	93
Mean	20.69
Std Dev	12.89




B1L103S, U24-ch47, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	61
Mean	33.11
Std Dev	6.836



B1L103S, U24-ch47, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	101
Mean	36.51
Std Dev	14.41




B1L103S, U24-ch47, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	49.04
Std Dev	2.574




B1L103S, U24-ch47, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	55.19
Std Dev	3.614




B1L103S, U24-ch47, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	39
Mean	58.33
Std Dev	9.709




B1L103S, U24-ch47, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	7
Mean	62.43
Std Dev	0.9035



B1L103S, U24-ch47, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73


Entry



B1L103S, U24-ch48, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	23.17
Std Dev	10.12




B1L103S, U24-ch48, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	33.11
Std Dev	7.796




B1L103S, U24-ch48, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	40.34
Std Dev	3.325




B1L103S, U24-ch48, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	72
Mean	39.54
Std Dev	16.11

Entry




B1L103S, U24-ch48, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	51.23
Std Dev	9.624




B1L103S, U24-ch48, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	58.09
Std Dev	2.911




B1L103S, U24-ch48, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.65
Std Dev	12.6



B1L103S, U24-ch48, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51


Entry



B1L103S, U24-ch49, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	94
Mean	23.31
Std Dev	12.52




B1L103S, U24-ch49, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	32.52
Std Dev	11.75




B1L103S, U24-ch49, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	41.84
Std Dev	6.523




B1L103S, U24-ch49, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	47.91
Std Dev	7.033




B1L103S, U24-ch49, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	55.48
Std Dev	3.695




B1L103S, U24-ch49, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	58.11
Std Dev	9.137



B1L103S, U24-ch49, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch49, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	18
Mean	0
Std Dev	0

B1L103S, U24-ch50, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entry

22
20
18
16
14
12
10
8
6
4
2
0

Entries	87
Mean	21.08
Std Dev	12.64

ampl




B1L103S, U24-ch50, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	76
Mean	28.54
Std Dev	12.84

Entry



B1L103S, U24-ch50, adc2

calib_packv5_041523_1651.root, FC#0, port C2


Entries	86
Mean	37.97
Std Dev	11.93

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch50, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	47.35
Std Dev	3.513




B1L103S, U24-ch50, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	53.76
Std Dev	3.24




B1L103S, U24-ch50, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	57.93
Std Dev	8.319



B1L103S, U24-ch50, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch50, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry




B1L103S, U24-ch51, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	25.26
Std Dev	9.838

Entry




B1L103S, U24-ch51, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	34.58
Std Dev	6.892



B1L103S, U24-ch51, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	37.02
Std Dev	14.97

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch51, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	63
Mean	48.54
Std Dev	6.967



B1L103S, U24-ch51, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch51, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	50
Mean	59.84
Std Dev	2.436


ampl



B1L103S, U24-ch51, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch51, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch52, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	83
Mean	24.99
Std Dev	9.87

Entry

10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch52, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	30.73
Std Dev	11.46




B1L103S, U24-ch52, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	85
Mean	37.52
Std Dev	13.48




B1L103S, U24-ch52, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	47.57
Std Dev	2.973




B1L103S, U24-ch52, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.58
Std Dev	2.981




B1L103S, U24-ch52, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	57.67
Std Dev	8.597




B1L103S, U24-ch52, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	12
Mean	62.5
Std Dev	0.7638



B1L103S, U24-ch52, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84

Entry




B1L103S, U24-ch53, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	25.31
Std Dev	9.172




B1L103S, U24-ch53, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	34.61
Std Dev	3.252




B1L103S, U24-ch53, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	40.16
Std Dev	9.522




B1L103S, U24-ch53, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	87
Mean	44.15
Std Dev	13.67




B1L103S, U24-ch53, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	42
Mean	54.1
Std Dev	3.131



B1L103S, U24-ch53, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

10

Entries 65

Mean 58.52

Std Dev 7.71

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch53, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	5
Mean	62.2
Std Dev	0.7483

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch53, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch54, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	92
Mean	23.82
Std Dev	11.82

Entry

16
14
12
10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch54, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	32.75
Std Dev	9.97



B1L103S, U24-ch54, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	35.94
Std Dev	14.78

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch54, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entries	73
Mean	47.89
Std Dev	6.763

Entry

10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch54, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	54.94
Std Dev	4.169



B1L103S, U24-ch54, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

8
7
6
5
4
3
2
1
0

Entries	48
Mean	58.29
Std Dev	8.9


ampl



B1L103S, U24-ch54, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	6
Mean	61.5
Std Dev	1.258

B1L103S, U24-ch54, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch55, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	23.05
Std Dev	12.09

Entry

16
14
12
10
8
6
4
2
0


ampl



B1L103S, U24-ch55, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch55, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	40.54
Std Dev	10.97




B1L103S, U24-ch55, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	48.76
Std Dev	6.999




B1L103S, U24-ch55, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	50
Mean	55.9
Std Dev	3.183




B1L103S, U24-ch55, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	58.04
Std Dev	8.706



B1L103S, U24-ch55, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch55, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch56, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	101
Mean	23.96
Std Dev	10.56



B1L103S, U24-ch56, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	29.95
Std Dev	13.69




B1L103S, U24-ch56, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	41.06
Std Dev	8.256




B1L103S, U24-ch56, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry

Entries	54
Mean	48.17
Std Dev	3.332



B1L103S, U24-ch56, adc4

calib_packv5_041523_1651.root, FC#0, port C2




B1L103S, U24-ch56, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	58.38
Std Dev	8.47




B1L103S, U24-ch56, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	61.08
Std Dev	1.9



B1L103S, U24-ch56, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch57, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	25.57
Std Dev	10.26




B1L103S, U24-ch57, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	34.9
Std Dev	3.448




B1L103S, U24-ch57, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	85
Mean	38.8
Std Dev	12.1



B1L103S, U24-ch57, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch57, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch57, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	58
Mean	58.26
Std Dev	8.329



B1L103S, U24-ch57, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch57, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	18
Mean	0
Std Dev	0

B1L103S, U24-ch58, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	75
Mean	23.09
Std Dev	11.09




B1L103S, U24-ch58, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	29.58
Std Dev	11.25




B1L103S, U24-ch58, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	38.03
Std Dev	11.45




B1L103S, U24-ch58, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	48
Mean	46.46
Std Dev	3.027




B1L103S, U24-ch58, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	80
Mean	53.09
Std Dev	7



B1L103S, U24-ch58, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch58, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries

9

Mean

61.67


Std Dev

0.9428

B1L103S, U24-ch58, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	5.952
Std Dev	18.35



B1L103S, U24-ch59, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	99
Mean	21.36
Std Dev	13.14

Entry

25
20
15
10
5
0

0 10 20 30 40 50 60 70


ampl



B1L103S, U24-ch59, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	67
Mean	29.21
Std Dev	13.98




B1L103S, U24-ch59, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	41.09
Std Dev	6.041




B1L103S, U24-ch59, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	64
Mean	48.89
Std Dev	3.279



B1L103S, U24-ch59, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	61
Mean	55.21
Std Dev	3.111

B1L103S, U24-ch59, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	45
Mean	58.38
Std Dev	9.192



B1L103S, U24-ch59, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

3
2.5
2
1.5
1
0.5
0

Entries	8
Mean	62
Std Dev	1

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch59, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



B1L103S, U24-ch60, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	74
Mean	21.55
Std Dev	12.17

Entry

16
14
12
10
8
6
4
2
0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch60, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	98
Mean	30.33
Std Dev	11.89

Entry




B1L103S, U24-ch60, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	36.4
Std Dev	14.19




B1L103S, U24-ch60, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	61
Mean	47.43
Std Dev	3.885



B1L103S, U24-ch60, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch60, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	50
Mean	58.08
Std Dev	8.727



B1L103S, U24-ch60, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch60, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51

Entry



B1L103S, U24-ch61, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	77
Mean	23.21
Std Dev	11.78

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch61, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	31.74
Std Dev	11.23




B1L103S, U24-ch61, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	38.12
Std Dev	12.72




B1L103S, U24-ch61, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	47.68
Std Dev	6.773




B1L103S, U24-ch61, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	54.87
Std Dev	3.364



B1L103S, U24-ch61, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	52
Mean	58.88
Std Dev	8.57

ampl



B1L103S, U24-ch61, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch61, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch62, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	90
Mean	20.41
Std Dev	13.01

Entry



B1L103S, U24-ch62, adc1


calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	27.99
Std Dev	14.62

Entry

16
14
12
10
8
6
4
2
0

ampl




B1L103S, U24-ch62, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	39.34
Std Dev	9.978




B1L103S, U24-ch62, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	47.08
Std Dev	7.224




B1L103S, U24-ch62, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	77
Mean	54.61
Std Dev	3.784



B1L103S, U24-ch62, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch62, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch62, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



B1L103S, U24-ch63, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	76
Mean	22.92
Std Dev	11.71

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch63, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	78
Mean	32.6
Std Dev	9.904

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch63, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	38.87
Std Dev	12.29




B1L103S, U24-ch63, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	62
Mean	48.48
Std Dev	3.276



B1L103S, U24-ch63, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	68
Mean	54.84
Std Dev	3.023

B1L103S, U24-ch63, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch63, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch63, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch64, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	113
Mean	21.38
Std Dev	12.68

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch64, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	72
Mean	29.19
Std Dev	14.01

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch64, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	40.43
Std Dev	6.25




B1L103S, U24-ch64, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	47.45
Std Dev	6.372




B1L103S, U24-ch64, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	47
Mean	53.79
Std Dev	3.433



B1L103S, U24-ch64, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch64, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.56
Std Dev	14.92



B1L103S, U24-ch64, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch65, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	20.94
Std Dev	12.7




B1L103S, U24-ch65, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	34.01
Std Dev	5.259



B1L103S, U24-ch65, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	35.04
Std Dev	15.54

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch65, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	45.79
Std Dev	11.25




B1L103S, U24-ch65, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	55.2
Std Dev	2.785




B1L103S, U24-ch65, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	53
Mean	57.75
Std Dev	8.576



B1L103S, U24-ch65, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch65, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



B1L103S, U24-ch66, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	93
Mean	19.74
Std Dev	13.3

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch66, adc1

calib_packv5_041523_1651.root, FC#0, port C2


Entries	90
Mean	29.56
Std Dev	13.69

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch66, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	41.65
Std Dev	6.221




B1L103S, U24-ch66, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	47.39
Std Dev	7.2




B1L103S, U24-ch66, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	53
Mean	53.77
Std Dev	3.407



B1L103S, U24-ch66, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch66, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	61.85
Std Dev	1.231



B1L103S, U24-ch66, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry




B1L103S, U24-ch67, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	86
Mean	24.66
Std Dev	9.116




B1L103S, U24-ch67, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	85
Mean	30.81
Std Dev	11.63

Entry




B1L103S, U24-ch67, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	59
Mean	41.31
Std Dev	6.187

Entry




B1L103S, U24-ch67, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	48.54
Std Dev	3.447




B1L103S, U24-ch67, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	54.08
Std Dev	3.475



B1L103S, U24-ch67, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	56
Mean	59.27
Std Dev	2.387


ampl



B1L103S, U24-ch67, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch67, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch68, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	87
Mean	20.14
Std Dev	11.4




B1L103S, U24-ch68, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	32.36
Std Dev	6.438




B1L103S, U24-ch68, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	78
Mean	34.68
Std Dev	13.73


Entry



B1L103S, U24-ch68, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch68, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	44
Mean	53.16
Std Dev	3.574




B1L103S, U24-ch68, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	62
Mean	56.82
Std Dev	7.983



B1L103S, U24-ch68, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch68, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch69, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	24.79
Std Dev	13.53


Entry



B1L103S, U24-ch69, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	37.27
Std Dev	8.391




B1L103S, U24-ch69, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	42.39
Std Dev	11.27




B1L103S, U24-ch69, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	74
Mean	47.77
Std Dev	14.51



B1L103S, U24-ch69, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	46
Mean	57.72
Std Dev	3.354

B1L103S, U24-ch69, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	31
Mean	60.19
Std Dev	2.191



B1L103S, U24-ch69, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch69, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

20
18
16
14
12
10
8
6
4
2
0

Entries	20
Mean	0
Std Dev	0


ampl

B1L103S, U24-ch70, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	95
Mean	20.55
Std Dev	11.56

Entry




B1L103S, U24-ch70, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	31.83
Std Dev	8.266




B1L103S, U24-ch70, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	66
Mean	33.08
Std Dev	15.87

Entry




B1L103S, U24-ch70, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	45.12
Std Dev	8.303




B1L103S, U24-ch70, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	52.85
Std Dev	3.551



B1L103S, U24-ch70, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

7

6

5

4

3

2

1

0

Entries 56

Mean 57.89

Std Dev 2.852

ampl

0

10

20

30

40

50

60


70

B1L103S, U24-ch70, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	23
Mean	58.57
Std Dev	12.62



B1L103S, U24-ch70, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	5.905
Std Dev	18.2

Entry



B1L103S, U24-ch71, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	23.43
Std Dev	10.6

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch71, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	31.61
Std Dev	10.06



B1L103S, U24-ch71, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	71
Mean	34.32
Std Dev	14.94

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



B1L103S, U24-ch71, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entries	75
Mean	46.92
Std Dev	6.301

Entry

10
8
6
4
2
0

ampl

0 10 20 30 40 50 60 70




B1L103S, U24-ch71, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	48
Mean	54.08
Std Dev	3.194



B1L103S, U24-ch71, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	63
Mean	58.52
Std Dev	2.921

B1L103S, U24-ch71, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	57.08
Std Dev	16.52



B1L103S, U24-ch71, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch72, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	25.7
Std Dev	9.688




B1L103S, U24-ch72, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	34.72
Std Dev	6.902




B1L103S, U24-ch72, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	64
Mean	35.45
Std Dev	15.62

Entry




B1L103S, U24-ch72, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	45.45
Std Dev	10.52




B1L103S, U24-ch72, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	53.67
Std Dev	4.015




B1L103S, U24-ch72, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	57.63
Std Dev	8.745




B1L103S, U24-ch72, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.12
Std Dev	1.906



B1L103S, U24-ch72, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry



B1L103S, U24-ch73, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	83
Mean	24.06
Std Dev	9.996

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch73, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	31.06
Std Dev	11.54




B1L103S, U24-ch73, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	84
Mean	39.98
Std Dev	10.68




B1L103S, U24-ch73, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	48.86
Std Dev	2.936




B1L103S, U24-ch73, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	55.05
Std Dev	2.948



B1L103S, U24-ch73, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch73, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	12
Mean	62
Std Dev	1




B1L103S, U24-ch73, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	2.95
Std Dev	12.86


Entry



B1L103S, U24-ch74, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	98
Mean	21.15
Std Dev	11.49



B1L103S, U24-ch74, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	79
Mean	29.18
Std Dev	12.07

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch74, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.38
Std Dev	12.37




B1L103S, U24-ch74, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	46.48
Std Dev	3.331




B1L103S, U24-ch74, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	53.28
Std Dev	3.666



B1L103S, U24-ch74, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	61
Mean	58.16
Std Dev	3.063

ampl




B1L103S, U24-ch74, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	16
Mean	58.06
Std Dev	15.03



B1L103S, U24-ch74, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch75, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	25.34
Std Dev	11.52

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch75, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	68
Mean	36.57
Std Dev	5.508

Entry




B1L103S, U24-ch75, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	82
Mean	38.67
Std Dev	14.72

Entry




B1L103S, U24-ch75, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	47.98
Std Dev	12.59




B1L103S, U24-ch75, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	56
Std Dev	3.239




B1L103S, U24-ch75, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	43
Mean	60.35
Std Dev	2.271



B1L103S, U24-ch75, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	5
Mean	49.6
Std Dev	24.81

B1L103S, U24-ch75, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch76, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	23.77
Std Dev	10.3




B1L103S, U24-ch76, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	31.68
Std Dev	9.882




B1L103S, U24-ch76, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	37.87
Std Dev	13.11




B1L103S, U24-ch76, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	47.85
Std Dev	3.759




B1L103S, U24-ch76, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	53.67
Std Dev	3.524




B1L103S, U24-ch76, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	39
Mean	59.26
Std Dev	2.372




B1L103S, U24-ch76, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	21
Mean	58.48
Std Dev	13.2



B1L103S, U24-ch76, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.05
Std Dev	13.29

Entry




B1L103S, U24-ch77, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	81
Mean	26
Std Dev	9.13




B1L103S, U24-ch77, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	74
Mean	31.7
Std Dev	11.47




B1L103S, U24-ch77, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	42.06
Std Dev	7.616




B1L103S, U24-ch77, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	49.25
Std Dev	3.243




B1L103S, U24-ch77, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	55.38
Std Dev	3.392




B1L103S, U24-ch77, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	43
Mean	59.47
Std Dev	2.748



B1L103S, U24-ch77, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch77, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	0.9
Std Dev	3.923


Entry



B1L103S, U24-ch78, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	108
Mean	20.48
Std Dev	12.89




B1L103S, U24-ch78, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	31.39
Std Dev	9.924




B1L103S, U24-ch78, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	76
Mean	34.22
Std Dev	15.23

Entry




B1L103S, U24-ch78, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	45.61
Std Dev	6.931




B1L103S, U24-ch78, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	65
Mean	53.08
Std Dev	3.531



B1L103S, U24-ch78, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch78, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	19
Mean	58.53
Std Dev	13.83



B1L103S, U24-ch78, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch79, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	80
Mean	24.82
Std Dev	9.967

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch79, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	64
Mean	32.45
Std Dev	8.879



B1L103S, U24-ch79, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	89
Mean	37.54
Std Dev	12.99

B1L103S, U24-ch79, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	47.92
Std Dev	7.356




B1L103S, U24-ch79, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	53.85
Std Dev	3.991




B1L103S, U24-ch79, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	57.65
Std Dev	8.613




B1L103S, U24-ch79, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	12
Mean	61.83
Std Dev	1.28




B1L103S, U24-ch79, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	6.857
Std Dev	18.39

Entry



B1L103S, U24-ch80, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	21.7
Std Dev	11.86

Entry

16
14
12
10
8
6
4
2
0

ampl




B1L103S, U24-ch80, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	34.51
Std Dev	5.155




B1L103S, U24-ch80, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	35.23
Std Dev	15.11




B1L103S, U24-ch80, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	81
Mean	44.44
Std Dev	13.09




B1L103S, U24-ch80, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	53.6
Std Dev	3.504



B1L103S, U24-ch80, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

8
7
6
5
4
3
2
1
0

Entries	52
Mean	59.4
Std Dev	2.712


ampl



B1L103S, U24-ch80, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	12
Mean	56.25
Std Dev	17

B1L103S, U24-ch80, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



B1L103S, U24-ch81, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	65
Mean	21.25
Std Dev	11.98

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch81, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	89
Mean	35.09
Std Dev	4.01




B1L103S, U24-ch81, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	72
Mean	39.03
Std Dev	12.37



B1L103S, U24-ch81, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch81, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	50
Mean	53.44
Std Dev	8.314




B1L103S, U24-ch81, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	58.19
Std Dev	8.598



B1L103S, U24-ch81, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch81, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch82, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	126
Mean	16.44
Std Dev	13.32



B1L103S, U24-ch82, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	102
Mean	28.81
Std Dev	14.49




B1L103S, U24-ch82, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	34.54
Std Dev	16.18




B1L103S, U24-ch82, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	48.19
Std Dev	6.988




B1L103S, U24-ch82, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	58
Mean	51
Std Dev	11.82



B1L103S, U24-ch82, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	60
Mean	57.62
Std Dev	10.85

B1L103S, U24-ch82, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch82, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	0.1905
Std Dev	0.5871



B1L103S, U24-ch83, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	24.02
Std Dev	9.491

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch83, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	83
Mean	32.27
Std Dev	10.94




B1L103S, U24-ch83, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	39.4
Std Dev	10.88




B1L103S, U24-ch83, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	48.11
Std Dev	6.824




B1L103S, U24-ch83, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	48
Mean	54.62
Std Dev	3.632




B1L103S, U24-ch83, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	50
Mean	57.5
Std Dev	8.739




B1L103S, U24-ch83, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.4
Std Dev	1.583



B1L103S, U24-ch83, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.263
Std Dev	13.84


Entry



B1L103S, U24-ch84, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	79
Mean	22.59
Std Dev	11.11




B1L103S, U24-ch84, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	34.26
Std Dev	5.381




B1L103S, U24-ch84, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	60
Mean	38.28
Std Dev	12.04



B1L103S, U24-ch84, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch84, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	54.25
Std Dev	3.198



B1L103S, U24-ch84, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch84, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.06
Std Dev	14.18



B1L103S, U24-ch84, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch85, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	89
Mean	20.81
Std Dev	12.36



B1L103S, U24-ch85, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	86
Mean	27.99
Std Dev	13.77




B1L103S, U24-ch85, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	70
Mean	41.06
Std Dev	5.853



B1L103S, U24-ch85, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch85, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	41
Mean	55.32
Std Dev	3.272




B1L103S, U24-ch85, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	56
Mean	57.61
Std Dev	8.436



B1L103S, U24-ch85, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	9
Mean	62.11
Std Dev	0.737

B1L103S, U24-ch85, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.1
Std Dev	13.51


Entry



B1L103S, U24-ch86, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	83
Mean	22.08
Std Dev	9.713



B1L103S, U24-ch86, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	28.99
Std Dev	11.82

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




B1L103S, U24-ch86, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	80
Mean	36.75
Std Dev	12




B1L103S, U24-ch86, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	46.81
Std Dev	3.156




B1L103S, U24-ch86, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	40
Mean	51.65
Std Dev	3.997




B1L103S, U24-ch86, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	55.77
Std Dev	7.465




B1L103S, U24-ch86, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	26
Mean	60.92
Std Dev	1.796




B1L103S, U24-ch86, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	5.81
Std Dev	17.92


Entry



B1L103S, U24-ch87, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	109
Mean	19.28
Std Dev	13.67



B1L103S, U24-ch87, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	69
Mean	33.91
Std Dev	8.097

B1L103S, U24-ch87, adc2


calib_packv5_041523_1651.root, FC#0, port C2

Entries	83
Mean	34.67
Std Dev	15.99

Entry

14
12
10
8
6
4
2
0

ampl




B1L103S, U24-ch87, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.69
Std Dev	8.928




B1L103S, U24-ch87, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	55.04
Std Dev	3.357




B1L103S, U24-ch87, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	50
Mean	58.26
Std Dev	8.797



B1L103S, U24-ch87, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch87, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch88, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	79
Mean	22.7
Std Dev	11.26



B1L103S, U24-ch88, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	95
Mean	30.27
Std Dev	13.04




B1L103S, U24-ch88, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	42.53
Std Dev	2.982




B1L103S, U24-ch88, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	47.16
Std Dev	7.238




B1L103S, U24-ch88, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	53.95
Std Dev	3.571



B1L103S, U24-ch88, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	60
Mean	58.65
Std Dev	3.038


ampl



B1L103S, U24-ch88, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	9
Mean	55.44
Std Dev	19.61

B1L103S, U24-ch88, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	5.905
Std Dev	18.2


Entry



B1L103S, U24-ch89, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	63
Mean	21.11
Std Dev	11.66



B1L103S, U24-ch89, adc1


calib_packv5_041523_1651.root, FC#0, port C2

Entries	94
Mean	32.32
Std Dev	9.342

Entry

10
8
6
4
2
0

ampl




B1L103S, U24-ch89, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	36.12
Std Dev	14.74




B1L103S, U24-ch89, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry

Entries	77
Mean	47.39
Std Dev	6.661



B1L103S, U24-ch89, adc4

calib_packv5_041523_1651.root, FC#0, port C2




B1L103S, U24-ch89, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	58.48
Std Dev	8.641



B1L103S, U24-ch89, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch89, adc7


calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	18
Mean	0
Std Dev	0

ampl



B1L103S, U24-ch90, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	82
Mean	20.24
Std Dev	10.84

Entry

16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch90, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	28.55
Std Dev	11.01




B1L103S, U24-ch90, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	33.67
Std Dev	13.1




B1L103S, U24-ch90, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	45.13
Std Dev	3.948




B1L103S, U24-ch90, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	50.73
Std Dev	3.636



B1L103S, U24-ch90, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch90, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	23
Mean	60.91
Std Dev	1.909



B1L103S, U24-ch90, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	26
Mean	14.42
Std Dev	26.34



B1L103S, U24-ch91, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	102
Mean	22.19
Std Dev	13.11

Entry

25

20

15

10

5

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch91, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	35.36
Std Dev	7.029




B1L103S, U24-ch91, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	71
Mean	36.79
Std Dev	15.28

Entry




B1L103S, U24-ch91, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	71
Mean	48.77
Std Dev	7.013



B1L103S, U24-ch91, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	58
Mean	55.66
Std Dev	3.665

B1L103S, U24-ch91, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch91, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch91, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch92, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	74
Mean	18.88
Std Dev	14.15

Entry

25
20
15
10
5
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch92, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	30.65
Std Dev	11.53



B1L103S, U24-ch92, adc2


calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	38.36
Std Dev	11.95

Entry

10
8
6
4
2
0

ampl




B1L103S, U24-ch92, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entry

Entries	61
Mean	49.67
Std Dev	2.974



B1L103S, U24-ch92, adc4

calib_packv5_041523_1651.root, FC#0, port C2




B1L103S, U24-ch92, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	50
Mean	57.96
Std Dev	8.743




B1L103S, U24-ch92, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	61.54
Std Dev	1.009




B1L103S, U24-ch92, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	1
Std Dev	4.243

Entry




B1L103S, U24-ch93, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	27.01
Std Dev	7.289




B1L103S, U24-ch93, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	35.1
Std Dev	3.861




B1L103S, U24-ch93, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	40.33
Std Dev	7.722




B1L103S, U24-ch93, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	42.87
Std Dev	16.09




B1L103S, U24-ch93, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	53.85
Std Dev	7.703




B1L103S, U24-ch93, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	58.33
Std Dev	8.611



B1L103S, U24-ch93, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch93, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	4.316
Std Dev	14.47

Entry

16

14

12

10

8

6

4

2

0

0

10

20


30

40

50

60


ampl



B1L103S, U24-ch94, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	22.07
Std Dev	11.97




B1L103S, U24-ch94, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	34.79
Std Dev	3.848



B1L103S, U24-ch94, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	35.69
Std Dev	14.58

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch94, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	43.24
Std Dev	13.66




B1L103S, U24-ch94, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	53.49
Std Dev	3.512



B1L103S, U24-ch94, adc5


calib_packv5_041523_1651.root, FC#0, port C2

Entry

9
8
7
6
5
4
3
2
1
0

Entries	49
Mean	57.98
Std Dev	8.856

ampl




B1L103S, U24-ch94, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	12
Mean	61.42
Std Dev	1.656




B1L103S, U24-ch94, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	22
Mean	8.455
Std Dev	21.28

Entry



B1L103S, U24-ch95, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	75
Mean	23.75
Std Dev	10.35

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch95, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	30.64
Std Dev	11.21




B1L103S, U24-ch95, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	74
Mean	40.68
Std Dev	6.169




B1L103S, U24-ch95, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	48.06
Std Dev	3.878




B1L103S, U24-ch95, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	54.17
Std Dev	3.528




B1L103S, U24-ch95, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	46
Mean	59.72
Std Dev	2.319



B1L103S, U24-ch95, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch95, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07

Entry




B1L103S, U24-ch96, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	20.52
Std Dev	11.99

Entry




B1L103S, U24-ch96, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	30.62
Std Dev	9.449



B1L103S, U24-ch96, adc2

calib_packv5_041523_1651.root, FC#0, port C2


Entries	76
Mean	35.99
Std Dev	12.77

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch96, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	79
Mean	46.47
Std Dev	6.488




B1L103S, U24-ch96, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	54.06
Std Dev	3.527




B1L103S, U24-ch96, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	57
Std Dev	8.661




B1L103S, U24-ch96, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	21
Mean	60.95
Std Dev	1.864



B1L103S, U24-ch96, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry



B1L103S, U24-ch97, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	75
Mean	21.92
Std Dev	10.87

Entry

14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70


ampl



B1L103S, U24-ch97, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	34.85
Std Dev	3.571




B1L103S, U24-ch97, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	36.17
Std Dev	14.15




B1L103S, U24-ch97, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	42.71
Std Dev	15.05




B1L103S, U24-ch97, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	57
Mean	54.14
Std Dev	3.192



B1L103S, U24-ch97, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	52
Mean	57.81
Std Dev	8.607

B1L103S, U24-ch97, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch97, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl

Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch98, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	103
Mean	23.5
Std Dev	9.965

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch98, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	31.41
Std Dev	8.344




B1L103S, U24-ch98, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	83
Mean	33.39
Std Dev	14.28

Entry




B1L103S, U24-ch98, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	72
Mean	47.03
Std Dev	3.636

Entry




B1L103S, U24-ch98, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	51.97
Std Dev	5.802




B1L103S, U24-ch98, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	57.83
Std Dev	8.122




B1L103S, U24-ch98, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	16
Mean	61.19
Std Dev	1.775




B1L103S, U24-ch98, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	22
Mean	5.182
Std Dev	14.47


Entry



B1L103S, U24-ch99, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	21.36
Std Dev	12.29




B1L103S, U24-ch99, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	82
Mean	30.22
Std Dev	11.22




B1L103S, U24-ch99, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	82
Mean	37.51
Std Dev	12.83




B1L103S, U24-ch99, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	47.71
Std Dev	3.432




B1L103S, U24-ch99, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	53.74
Std Dev	3.246




B1L103S, U24-ch99, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	57.52
Std Dev	8.028




B1L103S, U24-ch99, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.6
Std Dev	1.781



B1L103S, U24-ch99, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch100, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	21.66
Std Dev	10.53




B1L103S, U24-ch100, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	32.05
Std Dev	5.484




B1L103S, U24-ch100, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	77
Mean	34.86
Std Dev	13.05




B1L103S, U24-ch100, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	42.07
Std Dev	13.32




B1L103S, U24-ch100, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	51.69
Std Dev	3.155




B1L103S, U24-ch100, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	57.97
Std Dev	2.915




B1L103S, U24-ch100, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	22
Mean	58.32
Std Dev	12.92



B1L103S, U24-ch100, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch101, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entries	94
Mean	23.53
Std Dev	11.5

Entry

16
14
12
10
8
6
4
2
0

ampl




B1L103S, U24-ch101, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	49
Mean	34.14
Std Dev	3.586




B1L103S, U24-ch101, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	37.91
Std Dev	11.4




B1L103S, U24-ch101, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	82
Mean	42.85
Std Dev	15.5




B1L103S, U24-ch101, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	54.81
Std Dev	3.426




B1L103S, U24-ch101, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	34
Mean	57.74
Std Dev	10.38




B1L103S, U24-ch101, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	18
Mean	61.56
Std Dev	1.461




B1L103S, U24-ch101, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	0.7
Std Dev	3.051

Entry



B1L103S, U24-ch102, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	89
Mean	21.63
Std Dev	11.07

Entry

16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch102, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	34.03
Std Dev	4.032




B1L103S, U24-ch102, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	38.09
Std Dev	11.37




B1L103S, U24-ch102, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	40.94
Std Dev	16.21

Entry




B1L103S, U24-ch102, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	53.43
Std Dev	3.397




B1L103S, U24-ch102, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	58.49
Std Dev	2.994




B1L103S, U24-ch102, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	16
Mean	57.38
Std Dev	14.91




B1L103S, U24-ch102, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	6.2
Std Dev	18.6


Entry



B1L103S, U24-ch103, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	93
Mean	19.9
Std Dev	12.74



B1L103S, U24-ch103, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	92
Mean	31.2
Std Dev	12.01

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




B1L103S, U24-ch103, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	38.86
Std Dev	12.15




B1L103S, U24-ch103, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	47
Mean	48.53
Std Dev	3.038




B1L103S, U24-ch103, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	66
Mean	53.88
Std Dev	3.514




B1L103S, U24-ch103, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	59
Mean	58.46
Std Dev	8.098



B1L103S, U24-ch103, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



Entries	5
Mean	61.8
Std Dev	1.939

B1L103S, U24-ch103, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0


Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch104, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	102
Mean	19.53
Std Dev	12.46




B1L103S, U24-ch104, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	82
Mean	31.02
Std Dev	11.08




B1L103S, U24-ch104, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	64
Mean	36.19
Std Dev	12.16



B1L103S, U24-ch104, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	70
Mean	47.24
Std Dev	3.623




B1L103S, U24-ch104, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	62
Mean	53.6
Std Dev	3.275




B1L103S, U24-ch104, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	50
Mean	59
Std Dev	3.04



B1L103S, U24-ch104, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch104, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	22
Mean	8.545
Std Dev	21.51

Entry



B1L103S, U24-ch105, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	98
Mean	24.06
Std Dev	9.439

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch105, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	31.07
Std Dev	11.2




B1L103S, U24-ch105, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	36.25
Std Dev	13.94




B1L103S, U24-ch105, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	47.1
Std Dev	3.589




B1L103S, U24-ch105, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	53
Mean	52.98
Std Dev	3.428




B1L103S, U24-ch105, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	62
Mean	58.42
Std Dev	3.348



B1L103S, U24-ch105, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch105, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73


Entry



B1L103S, U24-ch106, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	126
Mean	19.79
Std Dev	12.8



B1L103S, U24-ch106, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	86
Mean	28.3
Std Dev	14.06




B1L103S, U24-ch106, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	39.13
Std Dev	10.24




B1L103S, U24-ch106, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	46.41
Std Dev	3.81




B1L103S, U24-ch106, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	51.52
Std Dev	7.807




B1L103S, U24-ch106, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	65
Mean	57.28
Std Dev	5.217




B1L103S, U24-ch106, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	19
Mean	58.16
Std Dev	13.77




B1L103S, U24-ch106, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	22
Mean	8.364
Std Dev	21.07


Entry



B1L103S, U24-ch107, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	109
Mean	22.84
Std Dev	11.09




B1L103S, U24-ch107, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	35.64
Std Dev	5.822




B1L103S, U24-ch107, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	37.83
Std Dev	12.62




B1L103S, U24-ch107, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	43.46
Std Dev	15.33




B1L103S, U24-ch107, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	44
Mean	54.27
Std Dev	3.499




B1L103S, U24-ch107, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	57.95
Std Dev	8.003




B1L103S, U24-ch107, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	11
Mean	61.55
Std Dev	1.499



B1L103S, U24-ch107, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch108, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	76
Mean	19.36
Std Dev	12.36




B1L103S, U24-ch108, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	76
Mean	29.75
Std Dev	10.11



B1L103S, U24-ch108, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	88
Mean	35.2
Std Dev	13.74




B1L103S, U24-ch108, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	47.62
Std Dev	3.618




B1L103S, U24-ch108, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	53.32
Std Dev	3.272




B1L103S, U24-ch108, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	59.13
Std Dev	2.58




B1L103S, U24-ch108, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	18
Mean	57.89
Std Dev	14.11



B1L103S, U24-ch108, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch109, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	68
Mean	19.84
Std Dev	12.34

Entry



B1L103S, U24-ch109, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	94
Mean	33.6
Std Dev	5.162

Entry

10
8
6
4
2
0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch109, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	59
Mean	38.98
Std Dev	10.96



B1L103S, U24-ch109, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	41.47
Std Dev	16.8




B1L103S, U24-ch109, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	54.58
Std Dev	3.287




B1L103S, U24-ch109, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	44
Mean	57.98
Std Dev	9.208



B1L103S, U24-ch109, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	13
Mean	61.15
Std Dev	2.032

B1L103S, U24-ch109, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	22
Mean	8.5
Std Dev	21.39



B1L103S, U24-ch110, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	95
Mean	22.49
Std Dev	11.8




B1L103S, U24-ch110, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	32.96
Std Dev	9.066




B1L103S, U24-ch110, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	86
Mean	36.7
Std Dev	13.7

Entry




B1L103S, U24-ch110, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	47.03
Std Dev	9.505




B1L103S, U24-ch110, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	54.35
Std Dev	3.748




B1L103S, U24-ch110, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	53
Mean	58.51
Std Dev	3.202



B1L103S, U24-ch110, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch110, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	0
Std Dev	0



B1L103S, U24-ch111, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	67
Mean	23.96
Std Dev	11.01

Entry

10

8

6

4

2

0

ampl

0

10

20

30

40

50

60


70

B1L103S, U24-ch111, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	32.92
Std Dev	9.061




B1L103S, U24-ch111, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	99
Mean	37.88
Std Dev	13.2

Entry




B1L103S, U24-ch111, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	49.54
Std Dev	3.359




B1L103S, U24-ch111, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	54.75
Std Dev	3.086




B1L103S, U24-ch111, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	58.62
Std Dev	8.549



B1L103S, U24-ch111, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	10
Mean	60.6
Std Dev	1.96

ampl

0 10 20 30 40 50 60 70



B1L103S, U24-ch111, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0


Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch112, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	137
Mean	22.37
Std Dev	13.52



B1L103S, U24-ch112, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	69
Mean	30.57
Std Dev	13.77

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch112, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	41.88
Std Dev	4.093




B1L103S, U24-ch112, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	47.25
Std Dev	3.965




B1L103S, U24-ch112, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	53.57
Std Dev	3.124




B1L103S, U24-ch112, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	58.29
Std Dev	3.14




B1L103S, U24-ch112, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	21
Mean	58.48
Std Dev	13.19



B1L103S, U24-ch112, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch113, adc0


calib_packv5_041523_1651.root, FC#0, port C2

Entries	73
Mean	22.11
Std Dev	12.47

Entry

16
14
12
10
8
6
4
2
0

ampl



B1L103S, U24-ch113, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	88
Mean	30.31
Std Dev	13.06

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch113, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	42.22
Std Dev	3.883




B1L103S, U24-ch113, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	48.17
Std Dev	7.09




B1L103S, U24-ch113, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	43
Mean	53.21
Std Dev	3.683




B1L103S, U24-ch113, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	66
Mean	57.03
Std Dev	10.52



B1L103S, U24-ch113, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch113, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	18
Mean	1.278
Std Dev	5.268

Entry

16
14
12
10
8
6
4
2
0


ampl

0 10 20 30 40 50 60 70

B1L103S, U24-ch114, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	100
Mean	20.95
Std Dev	12.29




B1L103S, U24-ch114, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	29.11
Std Dev	12.59

Entry




B1L103S, U24-ch114, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	78
Mean	38.51
Std Dev	11.74




B1L103S, U24-ch114, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	47.47
Std Dev	7.185




B1L103S, U24-ch114, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	53.38
Std Dev	3.958




B1L103S, U24-ch114, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	57
Mean	57.44
Std Dev	8.156




B1L103S, U24-ch114, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	13
Mean	62
Std Dev	1.038




B1L103S, U24-ch114, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	21
Mean	5.81
Std Dev	17.91


Entry



B1L103S, U24-ch115, adc0

calib_packv5_041523_1651.root, FC#0, port C2


Entries	100
Mean	21.82
Std Dev	11.79



B1L103S, U24-ch115, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	82
Mean	30.99
Std Dev	11.45

B1L103S, U24-ch115, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	83
Mean	39.63
Std Dev	11.56




B1L103S, U24-ch115, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	52
Mean	48.23
Std Dev	7.927




B1L103S, U24-ch115, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	54.64
Std Dev	3.631




B1L103S, U24-ch115, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	48
Mean	59.65
Std Dev	2.602



B1L103S, U24-ch115, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch115, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl


Entries	19
Mean	0
Std Dev	0

B1L103S, U24-ch116, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	74
Mean	24.27
Std Dev	7.639



B1L103S, U24-ch116, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	77
Mean	32.77
Std Dev	5.381




B1L103S, U24-ch116, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	81
Mean	36.69
Std Dev	12.7



B1L103S, U24-ch116, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	78
Mean	46.21
Std Dev	9.994




B1L103S, U24-ch116, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	38
Mean	54.11
Std Dev	3.135




B1L103S, U24-ch116, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	58.43
Std Dev	3.135




B1L103S, U24-ch116, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	11
Mean	56.09
Std Dev	17.77



B1L103S, U24-ch116, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	19
Mean	3.263
Std Dev	13.84

Entry

18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch117, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	23.84
Std Dev	12.19

Entry




B1L103S, U24-ch117, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	35.58
Std Dev	5.644



B1L103S, U24-ch117, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	64
Mean	35.19
Std Dev	16.25

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



B1L103S, U24-ch117, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	81
Mean	48.22
Std Dev	8.581




B1L103S, U24-ch117, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	55.62
Std Dev	3.006




B1L103S, U24-ch117, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	60.07
Std Dev	2.542



B1L103S, U24-ch117, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch117, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	1.053
Std Dev	4.466

Entry




B1L103S, U24-ch118, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	87
Mean	22.69
Std Dev	9.777


Entry



B1L103S, U24-ch118, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	29.32
Std Dev	11.72




B1L103S, U24-ch118, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	60
Mean	38.83
Std Dev	8.073




B1L103S, U24-ch118, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	75
Mean	46.65
Std Dev	3.824




B1L103S, U24-ch118, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	46
Mean	53.15
Std Dev	3.47




B1L103S, U24-ch118, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	56.53
Std Dev	8.457




B1L103S, U24-ch118, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	30
Mean	58.23
Std Dev	11.01



B1L103S, U24-ch118, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	20
Mean	3.15
Std Dev	13.73



B1L103S, U24-ch119, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	21.74
Std Dev	10.99




B1L103S, U24-ch119, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	76
Mean	33.16
Std Dev	6.578




B1L103S, U24-ch119, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	39.79
Std Dev	8.552

Entry




B1L103S, U24-ch119, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	80
Mean	40.35
Std Dev	18.82

Entry




B1L103S, U24-ch119, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	45
Mean	53.96
Std Dev	3.011



B1L103S, U24-ch119, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	58
Mean	58.1
Std Dev	8.126

B1L103S, U24-ch119, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch119, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	21
Mean	5.952
Std Dev	18.35



B1L103S, U24-ch120, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	96
Mean	19.3
Std Dev	12.5




B1L103S, U24-ch120, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	58
Mean	32.09
Std Dev	3.807



B1L103S, U24-ch120, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entries	90
Mean	33.42
Std Dev	14.82




B1L103S, U24-ch120, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	43.93
Std Dev	9.146




B1L103S, U24-ch120, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	51.53
Std Dev	3.281




B1L103S, U24-ch120, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	61
Mean	57.57
Std Dev	3.17



B1L103S, U24-ch120, adc6


calib_packv5_041523_1651.root, FC#0, port C2

Entry

6
5
4
3
2
1
0

Entries	26
Mean	60.42
Std Dev	2.169

ampl



B1L103S, U24-ch120, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	23
Mean	8.087
Std Dev	20.88

Entry

20
18
16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch121, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	72
Mean	26.29
Std Dev	7.258



B1L103S, U24-ch121, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch121, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	85
Mean	38.32
Std Dev	11.98




B1L103S, U24-ch121, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	63
Mean	46.3
Std Dev	10.81




B1L103S, U24-ch121, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	54
Mean	54.69
Std Dev	3.208




B1L103S, U24-ch121, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	59
Mean	59.39
Std Dev	2.792



B1L103S, U24-ch121, adc6

calib_packv5_041523_1651.root, FC#0, port C2


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Entries	6
Mean	51.17
Std Dev	22.94

0 10 20 30 40 50 60 70

ampl



B1L103S, U24-ch121, adc7

calib_packv5_041523_1651.root, FC#0, port C2


Entries	18
Mean	1.056
Std Dev	4.352

Entry

16
14
12
10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch122, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	72
Mean	24.72
Std Dev	7.653




B1L103S, U24-ch122, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	81
Mean	33.09
Std Dev	5.217




B1L103S, U24-ch122, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	37.67
Std Dev	10.55




B1L103S, U24-ch122, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	40.71
Std Dev	15.66




B1L103S, U24-ch122, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	64
Mean	51.98
Std Dev	7.607




B1L103S, U24-ch122, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	57.88
Std Dev	3




B1L103S, U24-ch122, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	18
Mean	58.22
Std Dev	14.22




B1L103S, U24-ch122, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	22
Mean	8.409
Std Dev	21.17

Entry



B1L103S, U24-ch123, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	79
Mean	23.72
Std Dev	10.11

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl



B1L103S, U24-ch123, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entries	89
Mean	35.02
Std Dev	4.594

Entry

10

8

6

4

2

0

ampl

0

10

20


30

40

50

60

70



B1L103S, U24-ch123, adc2

calib_packv5_041523_1651.root, FC#0, port C2


Entries	53
Mean	33.4
Std Dev	16.32

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch123, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	46.2
Std Dev	8.764




B1L103S, U24-ch123, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	71
Mean	54.08
Std Dev	3.744



B1L103S, U24-ch123, adc5

calib_packv5_041523_1651.root, FC#0, port C2


Entry



B1L103S, U24-ch123, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch123, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	20
Mean	3.15
Std Dev	13.73

Entry




B1L103S, U24-ch124, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	24.55
Std Dev	9.923




B1L103S, U24-ch124, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	33.88
Std Dev	5.304




B1L103S, U24-ch124, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	71
Mean	40.44
Std Dev	7.74



B1L103S, U24-ch124, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entries	84
Mean	41.1
Std Dev	17.96

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




B1L103S, U24-ch124, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	58
Mean	53.86
Std Dev	8.157




B1L103S, U24-ch124, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	47
Mean	58.7
Std Dev	3.222



B1L103S, U24-ch124, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch124, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	19
Mean	3.316
Std Dev	14.07


Entry



B1L103S, U24-ch125, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	90
Mean	23.2
Std Dev	11.28




B1L103S, U24-ch125, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	73
Mean	32.68
Std Dev	10.31




B1L103S, U24-ch125, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	68
Mean	37.24
Std Dev	13.09




B1L103S, U24-ch125, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	92
Mean	48.91
Std Dev	6.477




B1L103S, U24-ch125, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	42
Mean	56
Std Dev	3.207




B1L103S, U24-ch125, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	47
Mean	58.34
Std Dev	9.044



B1L103S, U24-ch125, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry



B1L103S, U24-ch125, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry

18
16
14
12
10
8
6
4
2
0


Entries	19
Mean	0
Std Dev	0

ampl

B1L103S, U24-ch126, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	101
Mean	20.75
Std Dev	10.4




B1L103S, U24-ch126, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	70
Mean	32.49
Std Dev	4.215




B1L103S, U24-ch126, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	87
Mean	35.67
Std Dev	12.79




B1L103S, U24-ch126, adc3

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	67
Mean	42
Std Dev	14.85




B1L103S, U24-ch126, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	51
Mean	52.49
Std Dev	4.29




B1L103S, U24-ch126, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	56
Mean	56.7
Std Dev	3.37




B1L103S, U24-ch126, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	27
Mean	58.89
Std Dev	11.69




B1L103S, U24-ch126, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	22
Mean	11.23
Std Dev	23.82



B1L103S, U24-ch127, adc0

calib_packv5_041523_1651.root, FC#0, port C2

Entries	100
Mean	23.78
Std Dev	9.541




B1L103S, U24-ch127, adc1

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	55
Mean	33.93
Std Dev	5.714




B1L103S, U24-ch127, adc2

calib_packv5_041523_1651.root, FC#0, port C2

Entry

Entries	69
Mean	37.19
Std Dev	12.21



B1L103S, U24-ch127, adc3

calib_packv5_041523_1651.root, FC#0, port C2


Entries	83
Mean	41.96
Std Dev	14.21

Entry

10
8
6
4
2
0

0 10 20 30 40 50 60 70

ampl




B1L103S, U24-ch127, adc4

calib_packv5_041523_1651.root, FC#0, port C2

Entry


Entries	52
Mean	53.54
Std Dev	3.964



B1L103S, U24-ch127, adc5

calib_packv5_041523_1651.root, FC#0, port C2

Entry




Entries	59
Mean	58.49
Std Dev	2.994

B1L103S, U24-ch127, adc6

calib_packv5_041523_1651.root, FC#0, port C2

Entry




B1L103S, U24-ch127, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	23
Mean	5.478
Std Dev	17.75

Entry



B1L103S, U24-ch127, adc7

calib_packv5_041523_1651.root, FC#0, port C2

Entries	23
Mean	5.478
Std Dev	17.75

