






B1L001S, U3-ch1, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U3-ch2, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


















B1L001S, U3-ch3, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl































































































B1L001S, U3-ch8, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
















B1L001S, U3-ch8, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B1L001S, U3-ch9, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl































B1L001S, U3-ch10, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































B1L001S, U3-ch12, adc7 calib_packv5_042523_0143.root, FC#2, port C2







































































B1L001S, U3-ch16, adc7 5_042523_0143.root, FC#2, port C2





































































































































































































































































































































B1L001S, U3-ch34, adc7 calib_packv5_042523_0143.root, FC#2, port C2



























































B1L001S, U3-ch37, adc7 calib_packv5_042523_0143.root, FC#2, port C2























































































B1L001S, U3-ch42, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50


60

70

ampl

10















B1L001S, U3-ch43, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































B1L001S, U3-ch47, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U3-ch48, adc0 5_042523_0143.root, FC#2, port C2


















B1L001S, U3-ch48, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl




















































































































































































































B1L001S, U3-ch60, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50

60

70

ampl

10





















































B1L001S, U3-ch63, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

















B1L001S, U3-ch64, adc7 calib_packv5_042523_0143.root, FC#2, port C2



















B1L001S, U3-ch65, adc7 calib_packv5_042523_0143.root, FC#2, port C2

1

0





















































B1L001S, U3-ch68, adc7 calib_packv5_042523_0143.root, FC#2, port C2






































B1L001S, U3-ch71, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6

1


0


































B1L001S, U3-ch72, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50

60


70

ampl

10



































B1L001S, U3-ch74, adc7 calib_packv5_042523_0143.root, FC#2, port C2

























































B1L001S, U3-ch77, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















B1L001S, U3-ch78, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50

60

70

ampl

10
















B1L001S, U3-ch79, adc7 5_042523_0143.root, FC#2, port C2















































































































B1L001S, U3-ch85, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B1L001S, U3-ch86, adc7 calib_packv5_042523_0143.root, FC#2, port C2

1

0


















B1L001S, U3-ch87, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































B1L001S, U3-ch89, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

