



B1L001S, U6-ch1, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl













B1L001S, U6-ch1, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U6-ch2, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















B1L001S, U6-ch3, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
























































B1L001S, U6-ch6, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl


















B1L001S, U6-ch7, adc0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
















B1L001S, U6-ch7, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































B1L001S, U6-ch9, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















































































































































































































































































































































B1L001S, U6-ch30, adc0 calib_packv5_042523_0143.root, FC#2, port C2
















































































































B1L001S, U6-ch36, adc0 calib_packv5_042523_0143.root, FC#2, port C2







































































B1L001S, U6-ch40, adc0 5_042523_0143.root, FC#2, port C2















B1L001S, U6-ch40, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl







































B1L001S, U6-ch43, adc0 calib_packv5_042523_0143.root, FC#2, port C2 **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000

1

0


















































B1L001S, U6-ch45, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50


60

70

ampl

10
















B1L001S, U6-ch46, adc7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

B1L001S, U6-ch47, adc0 calib_packv5_042523_0143.root, FC#2, port C2
































































































































































































































































































































































B1L001S, U6-ch66, adc7 calib_packv5_042523_0143.root, FC#2, port C2



















B1L001S, U6-ch67, adc7 calib_packv5_042523_0143.root, FC#2, port C2













































































































































































































B1L001S, U6-ch79, adc7 calib_packv5_042523_0143.root, FC#2, port C2


















B1L001S, U6-ch80, adc7 calib_packv5_042523_0143.root, FC#2, port C2 **Entries** Mean


1

0








































































B1L001S, U6-ch84, adc7 calib_packv5_042523_0143.root, FC#2, port C2


















































B1L001S, U6-ch87, adc7 calib_packv5_042523_0143.root, FC#2, port C2

