



B0L101S, U3-ch0, adc2 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl












B0L101S, U3-ch1, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl



B0L101S, U3-ch1, adc2 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Gaus mean: 0.0000 Gaus Width: 0.0000

1

0
















B0L101S, U3-ch2, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

# B0L101S, U3-ch2, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1































B0L101S, U3-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































B0L101S, U3-ch6, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B0L101S, U3-ch6, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch7, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl













B0L101S, U3-ch7, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch8, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
















B0L101S, U3-ch8, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















B0L101S, U3-ch10, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40

50


60

70

ampl

B0L101S, U3-ch10, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl






























B0L101S, U3-ch11, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl















B0L101S, U3-ch12, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch13, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl















B0L101S, U3-ch13, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


































B0L101S, U3-ch16, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40


50

60

70

ampl













B0L101S, U3-ch16, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B0L101S, U3-ch17, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch18, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6
















B0L101S, U3-ch18, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















B0L101S, U3-ch19, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Std Dev

1


0





B0L101S, U3-ch20, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl















# B0L101S, U3-ch21, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1

1

0


































B0L101S, U3-ch22, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40

50

60

70

ampl

10

B0L101S, U3-ch23, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40


50

60

70

ampl



































# B0L101S, U3-ch25, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1

1


0

















B0L101S, U3-ch26, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40


50

60

70

ampl
















# B0L101S, U3-ch27, adc0 5\_042523\_0143.root, FC#1, port C1



















B0L101S, U3-ch27, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean Std Dev 8.0 0.6 0.4



















# B0L101S, U3-ch28, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1





B0L101S, U3-ch29, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70


ampl

















B0L101S, U3-ch30, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl













B0L101S, U3-ch30, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















# B0L101S, U3-ch31, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1




















B0L101S, U3-ch33, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B0L101S, U3-ch33, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

































B0L101S, U3-ch35, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl

















B0L101S, U3-ch36, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



# B0L101S, U3-ch37, adc1 5\_042523\_0143.root, FC#1, port C1
















B0L101S, U3-ch38, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40

50


60

70

ampl


















B0L101S, U3-ch39, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1



# B0L101S, U3-ch39, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1






























B0L101S, U3-ch40, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch41, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

















































B0L101S, U3-ch44, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl































B0L101S, U3-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch46, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B0L101S, U3-ch46, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


B0L101S, U3-ch47, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl














B0L101S, U3-ch47, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



















B0L101S, U3-ch49, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4























































# B0L101S, U3-ch52, adc0 5 042523 0143.root, FC#1, port C1

































B0L101S, U3-ch53, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50


60

70

ampl


10



































## B0L101S, U3-ch55, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 **Entries** Mean


1

0






















































B0L101S, U3-ch58, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Mean

1

0





































































B0L101S, U3-ch62, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch63, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl

































B0L101S, U3-ch64, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B0L101S, U3-ch65, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl






































B0L101S, U3-ch68, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** Mean Std Dev Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6


















































B0L101S, U3-ch70, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl


















B0L101S, U3-ch72, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl


































# B0L101S, U3-ch74, adc0 5\_042523\_0143.root, FC#1, port C1



















B0L101S, U3-ch75, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl





















































B0L101S, U3-ch78, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30

40


50

60

70

ampl





















































B0L101S, U3-ch80, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

# B0L101S, U3-ch81, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1

















B0L101S, U3-ch82, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2

10

20

30


40

50

60

70


ampl















B0L101S, U3-ch82, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B0L101S, U3-ch83, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl















B0L101S, U3-ch83, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































B0L101S, U3-ch86, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl
































B0L101S, U3-ch87, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















B0L101S, U3-ch89, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1

1

0





































# B0L101S, U3-ch91, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1



































## B0L101S, U3-ch93, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1




















































# B0L101S, U3-ch95, adc7 calib\_packv5\_042523\_0143.root, FC#1, port C1



# B0L101S, U3-ch96, adc0 calib\_packv5\_042523\_0143.root, FC#1, port C1









































# B0L101S, U3-ch98, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1







































# B0L101S, U3-ch100, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1




1


0
































































































































































































































































































# B0L101S, U3-ch116, adc1 calib\_packv5\_042523\_0143.root, FC#1, port C1

