




# B1L103S, U15-ch0, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	21.68
Std Dev	9.586




# B1L103S, U15-ch0, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	29.56
Std Dev	10.09




# B1L103S, U15-ch0, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	36.41
Std Dev	10.64




# B1L103S, U15-ch0, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	44.93
Std Dev	3.691




# B1L103S, U15-ch0, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	51.19
Std Dev	4.096



# B1L103S, U15-ch0, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch0, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	15
Mean	60.33
Std Dev	2.181




# B1L103S, U15-ch0, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	13
Mean	10.92
Std Dev	22.3


Entry



# B1L103S, U15-ch1, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	25.38
Std Dev	10.11

# B1L103S, U15-ch1, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	35.75
Std Dev	3.796



# B1L103S, U15-ch1, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	39.19
Std Dev	11.77

# B1L103S, U15-ch1, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch1, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	32
Mean	54.84
Std Dev	3.465

# B1L103S, U15-ch1, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	21
Mean	59
Std Dev	2.488

ampl



# B1L103S, U15-ch1, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	53.14
Std Dev	21.71

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch1, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	11
Mean	5.727
Std Dev	18.11



# B1L103S, U15-ch2, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch2, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	32.86
Std Dev	8.838




# B1L103S, U15-ch2, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	37.76
Std Dev	13.5



# B1L103S, U15-ch2, adc3


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	31
Mean	48.39
Std Dev	4.323

ampl



# B1L103S, U15-ch2, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	30
Mean	54.4
Std Dev	3.826


ampl



# B1L103S, U15-ch2, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch2, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


8

Mean

61.12

Std Dev

1.965





# B1L103S, U15-ch2, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	12
Mean	0
Std Dev	0

# B1L103S, U15-ch3, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	27.21
Std Dev	7.281




# B1L103S, U15-ch3, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	35.74
Std Dev	6.999



# B1L103S, U15-ch3, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	35.81
Std Dev	13.1

# B1L103S, U15-ch3, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	47.59
Std Dev	3.059



# B1L103S, U15-ch3, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	34
Mean	54.59
Std Dev	3.059


ampl



# B1L103S, U15-ch3, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch3, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch3, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60


ampl

70

# B1L103S, U15-ch4, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	24.25
Std Dev	8.21

# B1L103S, U15-ch4, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	33.79
Std Dev	3.636



# B1L103S, U15-ch4, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch4, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	41.35
Std Dev	16.04



# B1L103S, U15-ch4, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch4, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.19
Std Dev	2.326



# B1L103S, U15-ch4, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch4, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8




# B1L103S, U15-ch5, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	24.77
Std Dev	9.799



# B1L103S, U15-ch5, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	35.53
Std Dev	3.452

# B1L103S, U15-ch5, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	34.58
Std Dev	14.93




# B1L103S, U15-ch5, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	45.79
Std Dev	11.22




# B1L103S, U15-ch5, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	55.53
Std Dev	3.296



# B1L103S, U15-ch5, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	19
Mean	57.16
Std Dev	13.57

# B1L103S, U15-ch5, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	61.75
Std Dev	1.299

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch5, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	9
Mean	2.222
Std Dev	6.285



# B1L103S, U15-ch6, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch6, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch6, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch6, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	43.78
Std Dev	10.97




# B1L103S, U15-ch6, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	52.3
Std Dev	3.475



# B1L103S, U15-ch6, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch6, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch6, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	5.533
Std Dev	16.14

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch7, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	24.5
Std Dev	10.04



# B1L103S, U15-ch7, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch7, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.84
Std Dev	13.93




# B1L103S, U15-ch7, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	45.63
Std Dev	9.526




# B1L103S, U15-ch7, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.38
Std Dev	3.059



# B1L103S, U15-ch7, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch7, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch7, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	7.273
Std Dev	17.84




# B1L103S, U15-ch8, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	26.34
Std Dev	7.12




# B1L103S, U15-ch8, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	35.14
Std Dev	3.059



# B1L103S, U15-ch8, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch8, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	43.06
Std Dev	13.32



# B1L103S, U15-ch8, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	53.55
Std Dev	3.251

# B1L103S, U15-ch8, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch8, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	60.25
Std Dev	2.487

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch8, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch9, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	35
Mean	18.17
Std Dev	13.36

Entry




# B1L103S, U15-ch9, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	30.98
Std Dev	10.52




# B1L103S, U15-ch9, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	33.81
Std Dev	15.1




# B1L103S, U15-ch9, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	47.08
Std Dev	3.774



# B1L103S, U15-ch9, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	53.41
Std Dev	3.427

# B1L103S, U15-ch9, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch9, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch9, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch10, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	21.31
Std Dev	10.06




# B1L103S, U15-ch10, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	34.04
Std Dev	4.027




# B1L103S, U15-ch10, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	36.65
Std Dev	13.13



# B1L103S, U15-ch10, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch10, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch10, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	58.59
Std Dev	2.85



# B1L103S, U15-ch10, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch10, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.875
Std Dev	20.84




# B1L103S, U15-ch11, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	26.23
Std Dev	9.681



# B1L103S, U15-ch11, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch11, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	40.36
Std Dev	9.95




# B1L103S, U15-ch11, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	40.31
Std Dev	19.07




# B1L103S, U15-ch11, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	55.33
Std Dev	3.127



# B1L103S, U15-ch11, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries

26

Mean

59.96

Std Dev

2.426

ampl

0

10

20

30

40

50

60

70

# B1L103S, U15-ch11, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch11, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch12, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	23.79
Std Dev	10.98




# B1L103S, U15-ch12, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	36.91
Std Dev	3.483




# B1L103S, U15-ch12, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	38.57
Std Dev	13.67




# B1L103S, U15-ch12, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	45.19
Std Dev	13.94



# B1L103S, U15-ch12, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch12, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	23
Mean	59.13
Std Dev	2.691

# B1L103S, U15-ch12, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	10
Mean	54.4
Std Dev	18.23

ampl

0 10 20 30 40 50 60 70





# B1L103S, U15-ch12, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch13, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	22.61
Std Dev	11.87



# B1L103S, U15-ch13, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	35.6
Std Dev	3.126

# B1L103S, U15-ch13, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	33.29
Std Dev	16.69



# B1L103S, U15-ch13, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch13, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	55.23
Std Dev	3.539



# B1L103S, U15-ch13, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	16
Mean	60.38
Std Dev	2.803

# B1L103S, U15-ch13, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch13, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch14, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	23.57
Std Dev	10.81




# B1L103S, U15-ch14, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.08
Std Dev	3.191




# B1L103S, U15-ch14, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	37.41
Std Dev	14.05




# B1L103S, U15-ch14, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	41.03
Std Dev	16.72




# B1L103S, U15-ch14, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	53.96
Std Dev	3.396




# B1L103S, U15-ch14, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	56.72
Std Dev	11.83



# B1L103S, U15-ch14, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch14, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	5.727
Std Dev	18.11




# B1L103S, U15-ch15, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	25.13
Std Dev	12.22




# B1L103S, U15-ch15, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	37.71
Std Dev	2.943




# B1L103S, U15-ch15, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	37.97
Std Dev	15.83



# B1L103S, U15-ch15, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch15, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch15, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	57.5
Std Dev	12.79



# B1L103S, U15-ch15, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch15, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	2.667
Std Dev	7.542




# B1L103S, U15-ch16, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	22.32
Std Dev	11.43



# B1L103S, U15-ch16, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch16, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	38.65
Std Dev	9.223




# B1L103S, U15-ch16, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	37.73
Std Dev	18.15



# B1L103S, U15-ch16, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	53.09
Std Dev	3.543

# B1L103S, U15-ch16, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch16, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	12
Mean	60.17
Std Dev	2.672




# B1L103S, U15-ch16, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.3
Std Dev	18.9




# B1L103S, U15-ch17, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	24.87
Std Dev	11.67




# B1L103S, U15-ch17, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	32.27
Std Dev	13.1



# B1L103S, U15-ch17, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	40.31
Std Dev	10.89

# B1L103S, U15-ch17, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	50.73
Std Dev	3.977



# B1L103S, U15-ch17, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch17, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch17, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	61.6
Std Dev	1.2

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch17, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0




# B1L103S, U15-ch18, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	24.4
Std Dev	9.512




# B1L103S, U15-ch18, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	28.98
Std Dev	13.43



# B1L103S, U15-ch18, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch18, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	24
Mean	46.17
Std Dev	2.911



# B1L103S, U15-ch18, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch18, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	58.57
Std Dev	2.96



# B1L103S, U15-ch18, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch18, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	16.64
Std Dev	27.17




# B1L103S, U15-ch19, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.92
Std Dev	12.04




# B1L103S, U15-ch19, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	34.85
Std Dev	9.761



# B1L103S, U15-ch19, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch19, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	49.42
Std Dev	3.319




# B1L103S, U15-ch19, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	54.68
Std Dev	3.073




# B1L103S, U15-ch19, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	58.19
Std Dev	11.82



# B1L103S, U15-ch19, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch19, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch20, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	24.73
Std Dev	9.205




# B1L103S, U15-ch20, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	34
Std Dev	3.082




# B1L103S, U15-ch20, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	37.45
Std Dev	10




# B1L103S, U15-ch20, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	39.03
Std Dev	16.51




# B1L103S, U15-ch20, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	51.79
Std Dev	3.547




# B1L103S, U15-ch20, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	57.44
Std Dev	2.915



# B1L103S, U15-ch20, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch20, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	7.182
Std Dev	18.23




# B1L103S, U15-ch21, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	28.34
Std Dev	8.226



# B1L103S, U15-ch21, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	35.72
Std Dev	3.735

# B1L103S, U15-ch21, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	37.86
Std Dev	14



# B1L103S, U15-ch21, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch21, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	55.91
Std Dev	3.509



# B1L103S, U15-ch21, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch21, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch21, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0

7

6

5

4

3

2

1

0

0

10

20

30

40

50

60

70


ampl

# B1L103S, U15-ch22, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	23.56
Std Dev	11.34




# B1L103S, U15-ch22, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.03
Std Dev	3.082




# B1L103S, U15-ch22, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	34.61
Std Dev	15.28




# B1L103S, U15-ch22, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	44.79
Std Dev	11.71




# B1L103S, U15-ch22, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	53.83
Std Dev	3.446



# B1L103S, U15-ch22, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	24
Mean	58.54
Std Dev	2.614

ampl



# B1L103S, U15-ch22, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40


50

60

70

ampl

Entries	10
Mean	61.3
Std Dev	2.002






# B1L103S, U15-ch22, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch23, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	24.74
Std Dev	10.73




# B1L103S, U15-ch23, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	35.76
Std Dev	3.116




# B1L103S, U15-ch23, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	38.76
Std Dev	12.5




# B1L103S, U15-ch23, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	43.35
Std Dev	16.65




# B1L103S, U15-ch23, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	55.81
Std Dev	3.052




# B1L103S, U15-ch23, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	60.27
Std Dev	2.733



# B1L103S, U15-ch23, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch23, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch24, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	23.88
Std Dev	8.521



# B1L103S, U15-ch24, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch24, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	31.7
Std Dev	15.25




# B1L103S, U15-ch24, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	45.16
Std Dev	7.877



# B1L103S, U15-ch24, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch24, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch24, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch24, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	10.17
Std Dev	22.75

Entry




# B1L103S, U15-ch25, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	25.73
Std Dev	12.33



# B1L103S, U15-ch25, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	35.43
Std Dev	9.409

# B1L103S, U15-ch25, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	37.26
Std Dev	15.8




# B1L103S, U15-ch25, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	49.97
Std Dev	3.729



# B1L103S, U15-ch25, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	53.07
Std Dev	10.88

# B1L103S, U15-ch25, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch25, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch25, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch26, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	22.88
Std Dev	9.109




# B1L103S, U15-ch26, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	19
Mean	34.05
Std Dev	2.416




# B1L103S, U15-ch26, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	37.58
Std Dev	6.992




# B1L103S, U15-ch26, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	40.11
Std Dev	14.45




# B1L103S, U15-ch26, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	50.03
Std Dev	8.96




# B1L103S, U15-ch26, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	57.4
Std Dev	3.062



# B1L103S, U15-ch26, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch26, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch27, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	49
Mean	22.51
Std Dev	11.93

Entry

10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch27, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	36.78
Std Dev	3.645

# B1L103S, U15-ch27, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch27, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	43.55
Std Dev	16.37



# B1L103S, U15-ch27, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch27, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch27, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch27, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev


0

# B1L103S, U15-ch28, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	23.8
Std Dev	9.706




# B1L103S, U15-ch28, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	27.9
Std Dev	11.56




# B1L103S, U15-ch28, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	38.21
Std Dev	7.086




# B1L103S, U15-ch28, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	45.68
Std Dev	3.367




# B1L103S, U15-ch28, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	52.69
Std Dev	3.283



# B1L103S, U15-ch28, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	29
Mean	56.28
Std Dev	11.18

# B1L103S, U15-ch28, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	11
Mean	60.73
Std Dev	1.863



# B1L103S, U15-ch28, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev


0

# B1L103S, U15-ch29, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.81
Std Dev	10.32




# B1L103S, U15-ch29, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	35.64
Std Dev	3.938



# B1L103S, U15-ch29, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch29, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	43.56
Std Dev	13.86




# B1L103S, U15-ch29, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	51.58
Std Dev	12.34



# B1L103S, U15-ch29, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch29, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch29, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

Entries	11
---------	----

Mean	2
------	---

Std Dev	6.325
---------	-------

ampl

0

10

20

30

40

50

60

70


1

# B1L103S, U15-ch30, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	24.8
Std Dev	10.39




# B1L103S, U15-ch30, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	34.67
Std Dev	6.576



# B1L103S, U15-ch30, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch30, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	39.74
Std Dev	16.87



# B1L103S, U15-ch30, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch30, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch30, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch30, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl


70

# B1L103S, U15-ch31, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	27.62
Std Dev	5.814




# B1L103S, U15-ch31, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	35.5
Std Dev	3.112




# B1L103S, U15-ch31, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	39.05
Std Dev	11.51




# B1L103S, U15-ch31, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	41.83
Std Dev	17.39



# B1L103S, U15-ch31, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch31, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch31, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	61.33
Std Dev	1.106

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch31, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.3
Std Dev	18.9




# B1L103S, U15-ch32, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	26.35
Std Dev	9.058



# B1L103S, U15-ch32, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	36
Std Dev	3.293

# B1L103S, U15-ch32, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	38.41
Std Dev	11.5




# B1L103S, U15-ch32, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	45.39
Std Dev	13.62




# B1L103S, U15-ch32, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	55.27
Std Dev	3.098



# B1L103S, U15-ch32, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch32, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch32, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch33, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	23.98
Std Dev	11.43



# B1L103S, U15-ch33, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch33, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	38.03
Std Dev	12.3




# B1L103S, U15-ch33, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	48.51
Std Dev	3.909




# B1L103S, U15-ch33, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	54.85
Std Dev	3.735



# B1L103S, U15-ch33, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch33, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries	10
Mean	61.4
Std Dev	1.497



# B1L103S, U15-ch33, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	14
Mean	0
Std Dev	0

ampl


0 10 20 30 40 50 60 70

# B1L103S, U15-ch34, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	24.68
Std Dev	9.842



# B1L103S, U15-ch34, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	37
Mean	33.32
Std Dev	10.57

# B1L103S, U15-ch34, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	40.94
Std Dev	7.835




# B1L103S, U15-ch34, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.94
Std Dev	3.096



# B1L103S, U15-ch34, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	17
Mean	55.53
Std Dev	3.449

# B1L103S, U15-ch34, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries

32

Mean

58.66

Std Dev

2.985

ampl

0

10

20

30

40

50


60

70

# B1L103S, U15-ch34, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	60.6
Std Dev	3.382



# B1L103S, U15-ch34, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	14
Mean	0
Std Dev	0

ampl


0 10 20 30 40 50 60 70

# B1L103S, U15-ch35, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	22.27
Std Dev	11.31




# B1L103S, U15-ch35, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	33.35
Std Dev	6.252




# B1L103S, U15-ch35, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	33.39
Std Dev	15.2



# B1L103S, U15-ch35, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch35, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	25
Mean	52.16
Std Dev	3.875

# B1L103S, U15-ch35, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	57.41
Std Dev	3.316



# B1L103S, U15-ch35, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch35, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch36, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch36, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	35.06
Std Dev	3.369




# B1L103S, U15-ch36, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	38.81
Std Dev	10.49




# B1L103S, U15-ch36, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	41.37
Std Dev	16.26




# B1L103S, U15-ch36, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.94
Std Dev	2.936



# B1L103S, U15-ch36, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch36, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3

2.5

2

1.5

1

0.5

0

0

10

20

30

40

50

60

70

ampl

Entries


8

Mean

60.75

Std Dev

1.561






# B1L103S, U15-ch36, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.1
Std Dev	18.3




# B1L103S, U15-ch37, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	27.05
Std Dev	10.47




# B1L103S, U15-ch37, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	33.14
Std Dev	13.55



# B1L103S, U15-ch37, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch37, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	50.73
Std Dev	2.767

# B1L103S, U15-ch37, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch37, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5

4

3

2

1

0

Entries	21
---------	----

Mean	60.81
------	-------

Std Dev	1.991
---------	-------

ampl

0

10

20

30

40

50

60

70

# B1L103S, U15-ch37, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	0
Mean	0
Std Dev	0




# B1L103S, U15-ch37, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch38, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	26.07
Std Dev	10.33



# B1L103S, U15-ch38, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	35.65
Std Dev	3.339

# B1L103S, U15-ch38, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	38.51
Std Dev	11.85




# B1L103S, U15-ch38, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	47.06
Std Dev	9.28



# B1L103S, U15-ch38, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch38, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	59.8
Std Dev	3.007



# B1L103S, U15-ch38, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch38, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl


Entries	13
Mean	0
Std Dev	0

# B1L103S, U15-ch39, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	45
Mean	22.67
Std Dev	12.44

Entry




# B1L103S, U15-ch39, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	32.68
Std Dev	11.74



# B1L103S, U15-ch39, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch39, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	47.67
Std Dev	3.898




# B1L103S, U15-ch39, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	53.94
Std Dev	3.316



# B1L103S, U15-ch39, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch39, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.6
Std Dev	1.625






# B1L103S, U15-ch39, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch40, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	24.54
Std Dev	11.63




# B1L103S, U15-ch40, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	36.38
Std Dev	4.386



# B1L103S, U15-ch40, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	33
Mean	43.15
Std Dev	4.039

# B1L103S, U15-ch40, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	42.31
Std Dev	17.56



# B1L103S, U15-ch40, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch40, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch40, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch40, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch41, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	24.38
Std Dev	10.86




# B1L103S, U15-ch41, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	35.12
Std Dev	3.179




# B1L103S, U15-ch41, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	33.84
Std Dev	17.17




# B1L103S, U15-ch41, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.21
Std Dev	9.103



# B1L103S, U15-ch41, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch41, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch41, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	61.4
Std Dev	2.01






# B1L103S, U15-ch41, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch42, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	22.14
Std Dev	11.19




# B1L103S, U15-ch42, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	33.76
Std Dev	6.702



# B1L103S, U15-ch42, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch42, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	42.12
Std Dev	15.48




# B1L103S, U15-ch42, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	52.76
Std Dev	3.758




# B1L103S, U15-ch42, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.67
Std Dev	3.186



# B1L103S, U15-ch42, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch42, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0

Entries	12
Mean	0
Std Dev	0

ampl


0 10 20 30 40 50 60 70

# B1L103S, U15-ch43, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	50
Mean	25.26
Std Dev	9.275




# B1L103S, U15-ch43, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	35.47
Std Dev	3.658



# B1L103S, U15-ch43, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch43, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch43, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	62
Std Dev	0.8944

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch43, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch44, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	24.98
Std Dev	10.64




# B1L103S, U15-ch44, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34.09
Std Dev	6.844




# B1L103S, U15-ch44, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	36.27
Std Dev	15.71




# B1L103S, U15-ch44, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	39.85
Std Dev	16.93



# B1L103S, U15-ch44, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	52.81
Std Dev	2.935

# B1L103S, U15-ch44, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	58.39
Std Dev	2.948



# B1L103S, U15-ch44, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch44, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.625
Std Dev	20.17




# B1L103S, U15-ch45, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	49
Mean	22.35
Std Dev	10.95




# B1L103S, U15-ch45, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	30.49
Std Dev	12.01



# B1L103S, U15-ch45, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	37.03
Std Dev	13.62

# B1L103S, U15-ch45, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	45.52
Std Dev	9.445




# B1L103S, U15-ch45, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	52.94
Std Dev	4.007



# B1L103S, U15-ch45, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch45, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	62.33
Std Dev	0.7454




# B1L103S, U15-ch45, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	6
Mean	3
Std Dev	6.708




# B1L103S, U15-ch46, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	23.67
Std Dev	10.66




# B1L103S, U15-ch46, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	34.65
Std Dev	7.014




# B1L103S, U15-ch46, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	37.51
Std Dev	13.53




# B1L103S, U15-ch46, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	39.72
Std Dev	19.31



# B1L103S, U15-ch46, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch46, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	59.46
Std Dev	2.453



# B1L103S, U15-ch46, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	52.71
Std Dev	21.57

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch46, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	6
Mean	0
Std Dev	0

# B1L103S, U15-ch47, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	24.19
Std Dev	12.1



# B1L103S, U15-ch47, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch47, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	39.83
Std Dev	10.45




# B1L103S, U15-ch47, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.77
Std Dev	17.85




# B1L103S, U15-ch47, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	55.66
Std Dev	3.813




# B1L103S, U15-ch47, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	60.09
Std Dev	2.225



# B1L103S, U15-ch47, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	0
Mean	0
Std Dev	0




# B1L103S, U15-ch47, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch48, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	24.44
Std Dev	8.909




# B1L103S, U15-ch48, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	32.74
Std Dev	8.139



# B1L103S, U15-ch48, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch48, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	43.72
Std Dev	10.63



# B1L103S, U15-ch48, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	24
Mean	53.54
Std Dev	3.253

# B1L103S, U15-ch48, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch48, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch48, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	6
Mean	10.5
Std Dev	23.48




# B1L103S, U15-ch49, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	26.68
Std Dev	7.957



# B1L103S, U15-ch49, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch49, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	36.15
Std Dev	15.55




# B1L103S, U15-ch49, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	43.29
Std Dev	17.14



# B1L103S, U15-ch49, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	53.33
Std Dev	3.266

# B1L103S, U15-ch49, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	59.03
Std Dev	2.588



# B1L103S, U15-ch49, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	60.2
Std Dev	1.939

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch49, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.45
Std Dev	24.3




# B1L103S, U15-ch50, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	22.94
Std Dev	11.87




# B1L103S, U15-ch50, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	34.39
Std Dev	4.265



# B1L103S, U15-ch50, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch50, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch50, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	52.09
Std Dev	9.617

# B1L103S, U15-ch50, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	21
Mean	59.57
Std Dev	2.151



# B1L103S, U15-ch50, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch50, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0




# B1L103S, U15-ch51, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	48
Mean	24.27
Std Dev	12.03



# B1L103S, U15-ch51, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch51, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	36.22
Std Dev	14.66



# B1L103S, U15-ch51, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch51, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	53.84
Std Dev	3.246



# B1L103S, U15-ch51, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	26
Mean	59.62
Std Dev	2.355


ampl



# B1L103S, U15-ch51, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch51, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.75
Std Dev	20.5




# B1L103S, U15-ch52, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	23.26
Std Dev	9.938




# B1L103S, U15-ch52, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	33.54
Std Dev	3.531



# B1L103S, U15-ch52, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch52, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	39.53
Std Dev	16.16



# B1L103S, U15-ch52, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch52, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	55.88
Std Dev	9.459



# B1L103S, U15-ch52, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	61.12
Std Dev	1.269




# B1L103S, U15-ch52, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	10.42
Std Dev	23.29

Entry




# B1L103S, U15-ch53, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	22.28
Std Dev	9.957




# B1L103S, U15-ch53, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	32.37
Std Dev	7.818



# B1L103S, U15-ch53, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch53, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch53, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	22
Mean	52.32
Std Dev	2.975




# B1L103S, U15-ch53, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	58.91
Std Dev	2.391



# B1L103S, U15-ch53, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch53, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	6.583
Std Dev	17.35

Entry




# B1L103S, U15-ch54, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	26.23
Std Dev	11.17



# B1L103S, U15-ch54, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch54, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	40
Mean	38.75
Std Dev	11.52

# B1L103S, U15-ch54, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	41.85
Std Dev	17.71



# B1L103S, U15-ch54, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch54, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	24
Mean	58.67
Std Dev	2.656

# B1L103S, U15-ch54, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch54, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8



# B1L103S, U15-ch55, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	48
Mean	22.04
Std Dev	12.52

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch55, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	29.2
Std Dev	12.42




# B1L103S, U15-ch55, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	35.97
Std Dev	14.55



# B1L103S, U15-ch55, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch55, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	53.91
Std Dev	3.521



# B1L103S, U15-ch55, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	23
Mean	59
Std Dev	2.485

ampl



# B1L103S, U15-ch55, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch55, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	6.778
Std Dev	19.17




# B1L103S, U15-ch56, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	21.21
Std Dev	10.66



# B1L103S, U15-ch56, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch56, adc2


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	31
Mean	39.55
Std Dev	3.817


ampl



# B1L103S, U15-ch56, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch56, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	44.4
Std Dev	18.35



# B1L103S, U15-ch56, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch56, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	18
Mean	60.72
Std Dev	2.076






# B1L103S, U15-ch56, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	10
Mean	6.1
Std Dev	18.3



# B1L103S, U15-ch57, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	29
Mean	24.76
Std Dev	10.3

# B1L103S, U15-ch57, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	33.35
Std Dev	4.469

# B1L103S, U15-ch57, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	41.48
Std Dev	4.093



# B1L103S, U15-ch57, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch57, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch57, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	59.4
Std Dev	2.227



# B1L103S, U15-ch57, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch57, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	10
Mean	6.3
Std Dev	18.9



# B1L103S, U15-ch58, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch58, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34
Std Dev	3.482




# B1L103S, U15-ch58, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	39.35
Std Dev	9.658




# B1L103S, U15-ch58, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.23
Std Dev	17.61




# B1L103S, U15-ch58, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	50.62
Std Dev	14.14



# B1L103S, U15-ch58, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch58, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	7
Mean	51.43
Std Dev	21.07




# B1L103S, U15-ch58, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	11
Mean	11.18
Std Dev	23.72



# B1L103S, U15-ch59, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch59, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	34.73
Std Dev	3.514



# B1L103S, U15-ch59, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch59, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	8
Mean	54.25
Std Dev	20.53




# B1L103S, U15-ch59, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.727
Std Dev	18.11


Entry



# B1L103S, U15-ch60, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch60, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	33.23
Std Dev	6.642




# B1L103S, U15-ch60, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	36.15
Std Dev	13.86



# B1L103S, U15-ch60, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch60, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch60, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

10

Mean

0

Std Dev


0

# B1L103S, U15-ch61, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	36
Mean	25.08
Std Dev	10.53



# B1L103S, U15-ch61, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch61, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	36.32
Std Dev	14.65



# B1L103S, U15-ch61, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch61, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	21
Mean	54.29
Std Dev	3.425

# B1L103S, U15-ch61, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	57
Std Dev	11.24



# B1L103S, U15-ch61, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch61, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	6.1
Std Dev	18.3




# B1L103S, U15-ch62, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	41
Mean	19.24
Std Dev	11.41

Entry




# B1L103S, U15-ch62, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	33.05
Std Dev	3.715



# B1L103S, U15-ch62, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch62, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch62, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0



# B1L103S, U15-ch63, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

Entries

43


Mean

22.12

Std Dev

13.41

ampl




# B1L103S, U15-ch63, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	35.87
Std Dev	2.825



# B1L103S, U15-ch63, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch63, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	43.14
Std Dev	17.42



# B1L103S, U15-ch63, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch63, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch63, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

0 10 20 30 40 50 60 70

ampl

Entries	7
Mean	61
Std Dev	1.604



# B1L103S, U15-ch63, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch64, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	23.92
Std Dev	9.63




# B1L103S, U15-ch64, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	34.5
Std Dev	3.331




# B1L103S, U15-ch64, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	36.98
Std Dev	10.74



# B1L103S, U15-ch64, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch64, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch64, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	31
Mean	58.19
Std Dev	3.316

# B1L103S, U15-ch64, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	10
Mean	54.9
Std Dev	18.34

ampl





# B1L103S, U15-ch64, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch65, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	27.41
Std Dev	9.412



# B1L103S, U15-ch65, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch65, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	41.75
Std Dev	7.618




# B1L103S, U15-ch65, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	44
Std Dev	16.7



# B1L103S, U15-ch65, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch65, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch65, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch65, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch66, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	21.06
Std Dev	11.71



# B1L103S, U15-ch66, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	39
Mean	33.92
Std Dev	4.122

# B1L103S, U15-ch66, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	35.81
Std Dev	12.88




# B1L103S, U15-ch66, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	42.32
Std Dev	15.01



# B1L103S, U15-ch66, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch66, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	57.97
Std Dev	3.459



# B1L103S, U15-ch66, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	59.67
Std Dev	2.906

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch66, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	15.58
Std Dev	26.99




# B1L103S, U15-ch67, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	23.33
Std Dev	12.57




# B1L103S, U15-ch67, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	30.02
Std Dev	13.41




# B1L103S, U15-ch67, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	39.08
Std Dev	12.03




# B1L103S, U15-ch67, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	49.58
Std Dev	2.757



# B1L103S, U15-ch67, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch67, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	59.48
Std Dev	2.666



# B1L103S, U15-ch67, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch67, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	8
Mean	0
Std Dev	0

# B1L103S, U15-ch68, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	35.93
Std Dev	4.09

# B1L103S, U15-ch68, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	41
Std Dev	3.091

# B1L103S, U15-ch68, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	44.69
Std Dev	11.5

# B1L103S, U15-ch68, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch68, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch68, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl


Entries	15
Mean	0
Std Dev	0

# B1L103S, U15-ch69, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	34
Mean	19.21
Std Dev	14.35

Entry




# B1L103S, U15-ch69, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	35.55
Std Dev	3.173




# B1L103S, U15-ch69, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	33.71
Std Dev	17.14



# B1L103S, U15-ch69, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	38
Mean	46.63
Std Dev	8.446

# B1L103S, U15-ch69, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	55.14
Std Dev	3.215



# B1L103S, U15-ch69, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch69, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch69, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch70, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	20.96
Std Dev	11




# B1L103S, U15-ch70, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	32.52
Std Dev	3.626




# B1L103S, U15-ch70, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	34.27
Std Dev	13.32



# B1L103S, U15-ch70, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch70, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch70, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	56.93
Std Dev	3.173



# B1L103S, U15-ch70, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch70, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	17
Mean	17.94
Std Dev	27.81

Entry




# B1L103S, U15-ch71, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	47
Mean	25.98
Std Dev	9.551



# B1L103S, U15-ch71, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	38.06
Std Dev	12.75

# B1L103S, U15-ch71, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	48.05
Std Dev	8.88



# B1L103S, U15-ch71, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch71, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch71, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0


Std Dev

0

# B1L103S, U15-ch72, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch72, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch72, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	36.18
Std Dev	9.501

# B1L103S, U15-ch72, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	46.06
Std Dev	3.025




# B1L103S, U15-ch72, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	52.89
Std Dev	2.954



# B1L103S, U15-ch72, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch72, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	15
Mean	61.13
Std Dev	1.628






# B1L103S, U15-ch72, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	9
Std Dev	22.05

Entry




# B1L103S, U15-ch73, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	23.58
Std Dev	11.15




# B1L103S, U15-ch73, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	34.05
Std Dev	3.918




# B1L103S, U15-ch73, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	37.29
Std Dev	14.08



# B1L103S, U15-ch73, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch73, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	52.9
Std Dev	3.762



# B1L103S, U15-ch73, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch73, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch73, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch74, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	21.89
Std Dev	11.62




# B1L103S, U15-ch74, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	34.49
Std Dev	3.62



# B1L103S, U15-ch74, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch74, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	40.85
Std Dev	15.51




# B1L103S, U15-ch74, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	52.7
Std Dev	3.494




# B1L103S, U15-ch74, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	58.37
Std Dev	2.791



# B1L103S, U15-ch74, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch74, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch75, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.94
Std Dev	10.49




# B1L103S, U15-ch75, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	34.76
Std Dev	8.452



# B1L103S, U15-ch75, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch75, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	48.27
Std Dev	8.37



# B1L103S, U15-ch75, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	19
Mean	55
Std Dev	3.569

ampl


0 10 20 30 40 50 60 70

# B1L103S, U15-ch75, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	57.45
Std Dev	11.17



# B1L103S, U15-ch75, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch75, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch76, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	24
Std Dev	13.35


Entry



# B1L103S, U15-ch76, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch76, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	36.34
Std Dev	16.08



# B1L103S, U15-ch76, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch76, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch76, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	56.52
Std Dev	10.66



# B1L103S, U15-ch76, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch76, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	10
Mean	0
Std Dev	0

Entry




# B1L103S, U15-ch77, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	22.6
Std Dev	12.23



# B1L103S, U15-ch77, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch77, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	57
Mean	36.96
Std Dev	13.33



# B1L103S, U15-ch77, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch77, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch77, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	20
Mean	58.7
Std Dev	2.777


ampl



# B1L103S, U15-ch77, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch77, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	9.444
Std Dev	20.14



# B1L103S, U15-ch78, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	40
Mean	20.3
Std Dev	12.9

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch78, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	33.38
Std Dev	2.929



# B1L103S, U15-ch78, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	40.63
Std Dev	3.163

# B1L103S, U15-ch78, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	36.79
Std Dev	19




# B1L103S, U15-ch78, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	51.09
Std Dev	9.599




# B1L103S, U15-ch78, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	23
Mean	57.57
Std Dev	2.99



# B1L103S, U15-ch78, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch78, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch79, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	26.21
Std Dev	9.144




# B1L103S, U15-ch79, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	35.75
Std Dev	2.293




# B1L103S, U15-ch79, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	42.62
Std Dev	2.701




# B1L103S, U15-ch79, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	43.91
Std Dev	15.71



# B1L103S, U15-ch79, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch79, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	59.76
Std Dev	2.371



# B1L103S, U15-ch79, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	61
Std Dev	0.8165

0 10 20 30 40 50 60 70

ampl



# B1L103S, U15-ch79, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev

0

# B1L103S, U15-ch80, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	55
Mean	18.87
Std Dev	13

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53


54

55

# B1L103S, U15-ch80, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	31.32
Std Dev	10.27

# B1L103S, U15-ch80, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch80, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	47.07
Std Dev	3.707



# B1L103S, U15-ch80, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch80, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch80, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch80, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

11

Mean

0

Std Dev


0

# B1L103S, U15-ch81, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	25.3
Std Dev	11.63



# B1L103S, U15-ch81, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	28
Mean	34.93
Std Dev	8.137

# B1L103S, U15-ch81, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	43
Mean	39.4
Std Dev	11.4

# B1L103S, U15-ch81, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch81, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	28
Mean	54.79
Std Dev	3.539



# B1L103S, U15-ch81, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch81, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch81, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	4.5
Std Dev	16.22

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch82, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	72
Mean	12.1
Std Dev	12.88




# B1L103S, U15-ch82, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	48
Mean	29.54
Std Dev	12.09




# B1L103S, U15-ch82, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	33.54
Std Dev	17.08



# B1L103S, U15-ch82, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch82, adc4


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	23
Mean	53.43
Std Dev	3.888


ampl



# B1L103S, U15-ch82, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch82, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch82, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	12
Mean	10.58
Std Dev	23.23



# B1L103S, U15-ch83, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	50
Mean	19.62
Std Dev	13.26

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch83, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch83, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	36.1
Std Dev	12.26




# B1L103S, U15-ch83, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	45.59
Std Dev	8.345




# B1L103S, U15-ch83, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	53.68
Std Dev	3.02



# B1L103S, U15-ch83, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch83, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch83, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

12  
10  
8  
6  
4  
2  
0

Entries	12
Mean	0
Std Dev	0


ampl

# B1L103S, U15-ch84, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	46
Mean	20.46
Std Dev	12.57

Entry




# B1L103S, U15-ch84, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	37
Mean	30.27
Std Dev	10.93




# B1L103S, U15-ch84, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	36.21
Std Dev	14.19




# B1L103S, U15-ch84, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	35
Mean	44.94
Std Dev	11.59



# B1L103S, U15-ch84, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	19
Mean	52.74
Std Dev	3.4

# B1L103S, U15-ch84, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch84, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch84, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	13
Std Dev	24.35




# B1L103S, U15-ch85, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	22.56
Std Dev	11.71



# B1L103S, U15-ch85, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch85, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	35.89
Std Dev	13.22




# B1L103S, U15-ch85, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	45.81
Std Dev	11.46



# B1L103S, U15-ch85, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch85, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch85, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch85, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl


Entries	11
Mean	0
Std Dev	0

# B1L103S, U15-ch86, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	45
Mean	22.91
Std Dev	10.52




# B1L103S, U15-ch86, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	32.23
Std Dev	6.634




# B1L103S, U15-ch86, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	36.11
Std Dev	14.38



# B1L103S, U15-ch86, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch86, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	53.73
Std Dev	2.967



# B1L103S, U15-ch86, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch86, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch86, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch87, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	53
Mean	24.81
Std Dev	12.02




# B1L103S, U15-ch87, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	36.34
Std Dev	7.107




# B1L103S, U15-ch87, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	33.6
Std Dev	18.52




# B1L103S, U15-ch87, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	48.52
Std Dev	9.225



# B1L103S, U15-ch87, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch87, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	60.48
Std Dev	1.68



# B1L103S, U15-ch87, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch87, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	6
Mean	0
Std Dev	0

# B1L103S, U15-ch88, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	51
Mean	22.37
Std Dev	12.15

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch88, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	34
Mean	23.88
Std Dev	16.74

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch88, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	40.16
Std Dev	7.242



# B1L103S, U15-ch88, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch88, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	52.72
Std Dev	3.375



# B1L103S, U15-ch88, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch88, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch88, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	7
Std Dev	19.8




# B1L103S, U15-ch89, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	37
Mean	25.76
Std Dev	10.61



# B1L103S, U15-ch89, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch89, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	36.42
Std Dev	14.25




# B1L103S, U15-ch89, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	47.45
Std Dev	8.485



# B1L103S, U15-ch89, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	18
Mean	54.22
Std Dev	2.82

# B1L103S, U15-ch89, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	59.57
Std Dev	2.472



# B1L103S, U15-ch89, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch89, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	9
Mean	0
Std Dev	0

# B1L103S, U15-ch90, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	46
Mean	18.61
Std Dev	12.01

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch90, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	33.42
Std Dev	3.4



# B1L103S, U15-ch90, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	29
Mean	38.07
Std Dev	8.136

# B1L103S, U15-ch90, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch90, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	44.93
Std Dev	16.7




# B1L103S, U15-ch90, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	25
Mean	57.08
Std Dev	3.261



# B1L103S, U15-ch90, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch90, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	13.67
Std Dev	25.58




# B1L103S, U15-ch91, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	51
Mean	19.92
Std Dev	12.74


Entry



# B1L103S, U15-ch91, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	35.29
Std Dev	3.735

# B1L103S, U15-ch91, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch91, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	41
Std Dev	16.43



# B1L103S, U15-ch91, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch91, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch91, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch91, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch92, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	20.4
Std Dev	11.38




# B1L103S, U15-ch92, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	30.54
Std Dev	8.296




# B1L103S, U15-ch92, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	32.77
Std Dev	14.64




# B1L103S, U15-ch92, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	44.73
Std Dev	7.733



# B1L103S, U15-ch92, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch92, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch92, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	20
Mean	58.05
Std Dev	13.41






# B1L103S, U15-ch92, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.636
Std Dev	17.82

Entry




# B1L103S, U15-ch93, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	25.3
Std Dev	10.09



# B1L103S, U15-ch93, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch93, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch93, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch93, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch93, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	58.28
Std Dev	3.131




# B1L103S, U15-ch93, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	55.44
Std Dev	19.61





# B1L103S, U15-ch93, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch94, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	20.74
Std Dev	12.59




# B1L103S, U15-ch94, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	46
Mean	35.02
Std Dev	4.281



# B1L103S, U15-ch94, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch94, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	39.97
Std Dev	17.33




# B1L103S, U15-ch94, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	53.03
Std Dev	3.443



# B1L103S, U15-ch94, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	23
Mean	59.35
Std Dev	2.315


ampl



# B1L103S, U15-ch94, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch94, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch95, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	26.33
Std Dev	9.22



# B1L103S, U15-ch95, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch95, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	40.63
Std Dev	8.232



# B1L103S, U15-ch95, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch95, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch95, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	23
Mean	59.09
Std Dev	2.569

# B1L103S, U15-ch95, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	5
Mean	62.2
Std Dev	1.166




# B1L103S, U15-ch95, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch96, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	45
Mean	16.42
Std Dev	13.65

Entry




# B1L103S, U15-ch96, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	28.76
Std Dev	11.19



# B1L103S, U15-ch96, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	29.75
Std Dev	17.47

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch96, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	31
Mean	44.58
Std Dev	4.21

# B1L103S, U15-ch96, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch96, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	56.79
Std Dev	3.04




# B1L103S, U15-ch96, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	16
Mean	56.88
Std Dev	14.88






# B1L103S, U15-ch96, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	18
Std Dev	28.46



# B1L103S, U15-ch97, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	50
Mean	21.32
Std Dev	14.4

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch97, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	28
Mean	35.61
Std Dev	3.885

# B1L103S, U15-ch97, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	34.63
Std Dev	17.48




# B1L103S, U15-ch97, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	39
Mean	45.74
Std Dev	13.58



# B1L103S, U15-ch97, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch97, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	20
Mean	60.35
Std Dev	2.535



# B1L103S, U15-ch97, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch97, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0




# B1L103S, U15-ch98, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	24.94
Std Dev	10.71




# B1L103S, U15-ch98, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	34.79
Std Dev	6.745




# B1L103S, U15-ch98, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	42.55
Std Dev	3.43




# B1L103S, U15-ch98, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	42.58
Std Dev	16.85



# B1L103S, U15-ch98, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch98, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch98, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	57
Std Dev	11.77

0 10 20 30 40 50 60 70

ampl

1



# B1L103S, U15-ch98, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.083
Std Dev	16.86

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

ampl


70

# B1L103S, U15-ch99, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	43
Mean	22.28
Std Dev	12.06



# B1L103S, U15-ch99, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch99, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	51
Mean	39.12
Std Dev	12




# B1L103S, U15-ch99, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	25
Mean	47.16
Std Dev	10.12




# B1L103S, U15-ch99, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	26
Mean	55.08
Std Dev	2.645



# B1L103S, U15-ch99, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch99, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	60.57
Std Dev	1.917

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch99, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	12.27
Std Dev	24.54


Entry



# B1L103S, U15-ch100, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	38
Mean	17.11
Std Dev	12.53




# B1L103S, U15-ch100, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	33.18
Std Dev	3.607



# B1L103S, U15-ch100, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	38.53
Std Dev	10.28

# B1L103S, U15-ch100, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch100, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	19
Mean	53
Std Dev	3.713

# B1L103S, U15-ch100, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	57.77
Std Dev	3.381



# B1L103S, U15-ch100, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	9
Mean	60
Std Dev	1.826

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch100, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	14
Mean	4.5
Std Dev	16.22

Entry

12

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch101, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	24.93
Std Dev	8.63




# B1L103S, U15-ch101, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	36.41
Std Dev	3.682




# B1L103S, U15-ch101, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	30
Mean	43.7
Std Dev	3.427



# B1L103S, U15-ch101, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	41
Mean	45.22
Std Dev	15.45

# B1L103S, U15-ch101, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch101, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch101, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch101, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	0
Std Dev	0




# B1L103S, U15-ch102, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	55
Mean	17.47
Std Dev	12.54


Entry



# B1L103S, U15-ch102, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	33.25
Std Dev	4.123

# B1L103S, U15-ch102, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch102, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	37.12
Std Dev	17.98




# B1L103S, U15-ch102, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	49.88
Std Dev	9.267




# B1L103S, U15-ch102, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	57.91
Std Dev	2.765



# B1L103S, U15-ch102, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	10
Mean	60.7
Std Dev	2.532




# B1L103S, U15-ch102, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.36
Std Dev	24.11



# B1L103S, U15-ch103, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	42
Mean	21.21
Std Dev	12.3

Entry

10  
8  
6  
4  
2  
0

ampl

0

10

20


30

40

50

60

70




# B1L103S, U15-ch103, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	34.79
Std Dev	3.919



# B1L103S, U15-ch103, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch103, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	30
Mean	44.47
Std Dev	12.3

# B1L103S, U15-ch103, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	31
Mean	52.03
Std Dev	10.03




# B1L103S, U15-ch103, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	29
Mean	57.28
Std Dev	11.06



# B1L103S, U15-ch103, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	62.25
Std Dev	0.8292

ampl





# B1L103S, U15-ch103, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch104, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	26.17
Std Dev	8.428




# B1L103S, U15-ch104, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	32
Mean	34.72
Std Dev	4.041




# B1L103S, U15-ch104, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	34.61
Std Dev	15.67



# B1L103S, U15-ch104, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	42.06
Std Dev	13.07

# B1L103S, U15-ch104, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch104, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch104, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	8
Mean	60.75
Std Dev	2.107

0 10 20 30 40 50 60 70

ampl





# B1L103S, U15-ch104, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	13
Mean	14.46
Std Dev	26.4

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch105, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	22.87
Std Dev	11.54




# B1L103S, U15-ch105, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	34.38
Std Dev	8.613



# B1L103S, U15-ch105, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch105, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	36
Mean	43.39
Std Dev	15.78

# B1L103S, U15-ch105, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	55.71
Std Dev	4.019



# B1L103S, U15-ch105, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	16
Mean	59.56
Std Dev	2.549

ampl



# B1L103S, U15-ch105, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	3
Mean	61.67
Std Dev	0.4714

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch105, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	8
Mean	7.75
Std Dev	20.5



# B1L103S, U15-ch106, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	52
Mean	21.12
Std Dev	13.23




# B1L103S, U15-ch106, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	35.93
Std Dev	3.669




# B1L103S, U15-ch106, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	42
Mean	32.33
Std Dev	18.41

Entry




# B1L103S, U15-ch106, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	46.6
Std Dev	9.165



# B1L103S, U15-ch106, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	18
Mean	55.61
Std Dev	3.336

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch106, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	29
Mean	58.93
Std Dev	2.778



# B1L103S, U15-ch106, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch106, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch107, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	56
Mean	22.61
Std Dev	13.12



# B1L103S, U15-ch107, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch107, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	38.03
Std Dev	12.75

# B1L103S, U15-ch107, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	45
Mean	42.56
Std Dev	15.47



# B1L103S, U15-ch107, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch107, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	27
Mean	59.33
Std Dev	2.611



# B1L103S, U15-ch107, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch107, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch108, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	34
Mean	20.59
Std Dev	13.62

Entry

10  
8  
6  
4  
2  
0

ampl


0 10 20 30 40 50 60 70



# B1L103S, U15-ch108, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch108, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch108, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch108, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	48.89
Std Dev	15.25




# B1L103S, U15-ch108, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	24
Mean	56.46
Std Dev	12.17




# B1L103S, U15-ch108, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	60.91
Std Dev	1.164






# B1L103S, U15-ch108, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	5
Mean	0
Std Dev	0




# B1L103S, U15-ch109, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	23.91
Std Dev	10.84




# B1L103S, U15-ch109, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	34.76
Std Dev	6.547



# B1L103S, U15-ch109, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch109, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	40.02
Std Dev	18.43




# B1L103S, U15-ch109, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	53
Std Dev	9.881



# B1L103S, U15-ch109, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch109, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	5
Mean	62.2
Std Dev	0.7483

ampl




# B1L103S, U15-ch109, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	11.45
Std Dev	24.3




# B1L103S, U15-ch110, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	41
Mean	25.61
Std Dev	9.228



# B1L103S, U15-ch110, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch110, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch110, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch110, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch110, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	59.61
Std Dev	2.498



# B1L103S, U15-ch110, adc6


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	10
Mean	54.1
Std Dev	18.12

ampl





# B1L103S, U15-ch110, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	12
Mean	5.25
Std Dev	17.41

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl



# B1L103S, U15-ch111, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	37
Mean	19.43
Std Dev	12.92

Entry

10

8

6

4

2

0

0

10

20


30

40

50

60

ampl




# B1L103S, U15-ch111, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	34.11
Std Dev	3.438




# B1L103S, U15-ch111, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	43
Mean	34.53
Std Dev	15.47




# B1L103S, U15-ch111, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	41.55
Std Dev	16.23



# B1L103S, U15-ch111, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch111, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	31
Mean	57.35
Std Dev	10.82



# B1L103S, U15-ch111, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch111, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0



# B1L103S, U15-ch112, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	52
Mean	22.54
Std Dev	12.17

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70

ampl




# B1L103S, U15-ch112, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	35
Std Dev	6.916




# B1L103S, U15-ch112, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	40.21
Std Dev	10.51



# B1L103S, U15-ch112, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch112, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	32
Mean	54.06
Std Dev	3.544



# B1L103S, U15-ch112, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch112, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch112, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	13
Mean	4.538
Std Dev	15.72

Entry



# B1L103S, U15-ch113, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	47
Mean	23.3
Std Dev	13.23

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch113, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch113, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	28
Mean	35.43
Std Dev	16.82




# B1L103S, U15-ch113, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	46.11
Std Dev	11.79




# B1L103S, U15-ch113, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	56.21
Std Dev	3.554



# B1L103S, U15-ch113, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch113, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch113, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

10

8

6

4

2

0

0

10

20

30

40

50

60

70

ampl

Entries

10

Mean

0

Std Dev


0

# B1L103S, U15-ch114, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.64
Std Dev	10.1




# B1L103S, U15-ch114, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	32.69
Std Dev	6.415




# B1L103S, U15-ch114, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	34.8
Std Dev	14.66




# B1L103S, U15-ch114, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	46.3
Std Dev	3.737



# B1L103S, U15-ch114, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	35
Mean	53.54
Std Dev	3.315

# B1L103S, U15-ch114, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch114, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	10
Mean	60.7
Std Dev	1.847

ampl




# B1L103S, U15-ch114, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	11
Mean	5.636
Std Dev	17.82


Entry



# B1L103S, U15-ch115, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	47
Mean	20.89
Std Dev	12.6




# B1L103S, U15-ch115, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	32.43
Std Dev	10.67




# B1L103S, U15-ch115, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	37.63
Std Dev	15.03



# B1L103S, U15-ch115, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	49.41
Std Dev	4.167

# B1L103S, U15-ch115, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch115, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	57.26
Std Dev	11.44



# B1L103S, U15-ch115, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



Entries	4
Mean	61.5
Std Dev	1.5




# B1L103S, U15-ch115, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	12.6
Std Dev	25.2




# B1L103S, U15-ch116, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	41
Mean	22.12
Std Dev	11.46



# B1L103S, U15-ch116, adc1


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	30
Mean	33.1
Std Dev	3.544

ampl




# B1L103S, U15-ch116, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	44
Mean	32.27
Std Dev	15.65




# B1L103S, U15-ch116, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	43.68
Std Dev	13.15



# B1L103S, U15-ch116, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch116, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	32
Mean	58.34
Std Dev	2.911

# B1L103S, U15-ch116, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch116, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	7
Mean	0
Std Dev	0




# B1L103S, U15-ch117, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	43
Mean	22.02
Std Dev	14.15

Entry




# B1L103S, U15-ch117, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	33.61
Std Dev	10.66




# B1L103S, U15-ch117, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	34.91
Std Dev	16.7




# B1L103S, U15-ch117, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	48.76
Std Dev	3.843



# B1L103S, U15-ch117, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch117, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	59.83
Std Dev	2.531



# B1L103S, U15-ch117, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	62
Std Dev	1

ampl


0 10 20 30 40 50 60 70



# B1L103S, U15-ch117, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	10
Mean	0
Std Dev	0

# B1L103S, U15-ch118, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	19.54
Std Dev	11.95




# B1L103S, U15-ch118, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	49
Mean	33.33
Std Dev	6.532



# B1L103S, U15-ch118, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch118, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	40
Mean	43
Std Dev	14.7



# B1L103S, U15-ch118, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch118, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	58.5
Std Dev	3.319



# B1L103S, U15-ch118, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	7
Mean	60.43
Std Dev	1.917

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch118, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	9
Mean	0
Std Dev	0




# B1L103S, U15-ch119, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	47
Mean	24.72
Std Dev	10.07




# B1L103S, U15-ch119, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	35.8
Std Dev	3.454




# B1L103S, U15-ch119, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	38.56
Std Dev	12.62




# B1L103S, U15-ch119, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	38.86
Std Dev	19.28




# B1L103S, U15-ch119, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	38
Mean	55.37
Std Dev	3.594



# B1L103S, U15-ch119, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch119, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	62.25
Std Dev	0.8292

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch119, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	8
Mean	7.875
Std Dev	20.84



# B1L103S, U15-ch120, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	63
Mean	18.41
Std Dev	13.83



# B1L103S, U15-ch120, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch120, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	26
Mean	37.19
Std Dev	11.52

# B1L103S, U15-ch120, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	39.79
Std Dev	16.65



# B1L103S, U15-ch120, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch120, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	28
Mean	58.18
Std Dev	2.752


ampl



# B1L103S, U15-ch120, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch120, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	10.91
Std Dev	23.16



# B1L103S, U15-ch121, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	52
Mean	20.46
Std Dev	12.88

Entry

14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70

ampl




# B1L103S, U15-ch121, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	34.67
Std Dev	6.96




# B1L103S, U15-ch121, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	42
Mean	38.76
Std Dev	13.08




# B1L103S, U15-ch121, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	30
Mean	38.7
Std Dev	19.52




# B1L103S, U15-ch121, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	55.38
Std Dev	3.299




# B1L103S, U15-ch121, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	22
Mean	57.18
Std Dev	12.71



# B1L103S, U15-ch121, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch121, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	8
Mean	7.625
Std Dev	20.17



# B1L103S, U15-ch122, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	44
Mean	21.52
Std Dev	12.82

Entry

10

8

6

4

2

0

0

10

20

30


40

50

60

70


ampl



# B1L103S, U15-ch122, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	27
Mean	34.78
Std Dev	3.315

# B1L103S, U15-ch122, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch122, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch122, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	6
Mean	60.33
Std Dev	2.055

ampl

0 10 20 30 40 50 60 70






# B1L103S, U15-ch122, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	15
Mean	12.6
Std Dev	25.2




# B1L103S, U15-ch123, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	46
Mean	24
Std Dev	10.78




# B1L103S, U15-ch123, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	34
Mean	33.32
Std Dev	9.103




# B1L103S, U15-ch123, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	44
Mean	36.91
Std Dev	15.06



# B1L103S, U15-ch123, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	25
Mean	48
Std Dev	3.394

# B1L103S, U15-ch123, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch123, adc5


calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

5  
4  
3  
2  
1  
0

Entries	34
Mean	59.06
Std Dev	2.869


ampl



# B1L103S, U15-ch123, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry






# B1L103S, U15-ch123, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	10
Mean	0
Std Dev	0

Entry




# B1L103S, U15-ch124, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	38
Mean	22.66
Std Dev	11.49




# B1L103S, U15-ch124, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	29.57
Std Dev	11.14




# B1L103S, U15-ch124, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	35
Mean	35.89
Std Dev	13.16




# B1L103S, U15-ch124, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	33
Mean	45.15
Std Dev	8.921



# B1L103S, U15-ch124, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch124, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	23
Mean	55.96
Std Dev	3.263




# B1L103S, U15-ch124, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	17
Mean	61.47
Std Dev	1.194






# B1L103S, U15-ch124, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	11
Mean	5.727
Std Dev	18.11




# B1L103S, U15-ch125, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	36
Mean	23.64
Std Dev	11.97




# B1L103S, U15-ch125, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	26
Mean	34.04
Std Dev	7.224




# B1L103S, U15-ch125, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	39.24
Std Dev	11.66



# B1L103S, U15-ch125, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	37
Mean	43.11
Std Dev	15.53

# B1L103S, U15-ch125, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	33
Mean	53.64
Std Dev	10.19




# B1L103S, U15-ch125, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	21
Mean	59.57
Std Dev	2.647



# B1L103S, U15-ch125, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Entries	4
Mean	45.75
Std Dev	26.44

0 10 20 30 40 50 60 70

ampl






# B1L103S, U15-ch125, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	10
Mean	6.2
Std Dev	18.6



# B1L103S, U15-ch126, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entries	58
Mean	17.95
Std Dev	11.69




# B1L103S, U15-ch126, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	39
Mean	26.87
Std Dev	12.89




# B1L103S, U15-ch126, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	42
Mean	34.76
Std Dev	13.3



# B1L103S, U15-ch126, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entry



# B1L103S, U15-ch126, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




Entries	34
Mean	50.91
Std Dev	3.898

# B1L103S, U15-ch126, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry



# B1L103S, U15-ch126, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Entries	16
Mean	60.12
Std Dev	1.654

ampl

0 10 20 30 40 50 60 70




# B1L103S, U15-ch126, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	10
Mean	24.7
Std Dev	30.27



# B1L103S, U15-ch127, adc0

calib\_packv5\_041523\_1651.root, FC#0, port C2


Entries	59
Mean	21.27
Std Dev	13.43

Entry

16  
14  
12  
10  
8  
6  
4  
2  
0

0 10 20 30 40 50 60 70


ampl



# B1L103S, U15-ch127, adc1

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch127, adc2

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

Entries	40
Mean	37.42
Std Dev	14.58




# B1L103S, U15-ch127, adc3

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	34
Mean	49.85
Std Dev	3.743



# B1L103S, U15-ch127, adc4

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry




# B1L103S, U15-ch127, adc5

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry


Entries	27
Mean	59.26
Std Dev	2.547



# B1L103S, U15-ch127, adc6

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry





# B1L103S, U15-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	15
Mean	0
Std Dev	0

ampl

# B1L103S, U15-ch127, adc7

calib\_packv5\_041523\_1651.root, FC#0, port C2

Entry

14  
12  
10  
8  
6  
4  
2  
0

Entries	15
Mean	0
Std Dev	0

ampl