


B0L101S, U9-ch0

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch1

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch2

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch3

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch4

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch5

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch6

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch7

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch8

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch9

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch10

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch11

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch12

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch13

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch14

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch15

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch16

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch17

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch18

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch19

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch20

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch21

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch22

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch23

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch24

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch25

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch26

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch27

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch28

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch29

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch30

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch31

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch32

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch33

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch34

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch35

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch36

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch37

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch38

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch39

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch40

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch41

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch42

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch43

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch44

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch45

calib_packv5_042523_0143.root, FC#1, port C1

Entry


3
2.5
2
1.5
1
0.5
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	0
Std Dev	0

ampl

0 10 20 30 40 50 60 70



B0L101S, U9-ch46

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch47

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch48

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch49

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch50

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch51

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch52

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch53

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch54

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch55

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch56

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	7
Mean	9.714
Std Dev	8.413

B0L101S, U9-ch57

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch58

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch59

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	6
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch60

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch61

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch62

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	6
Mean	3.333
Std Dev	2.357

B0L101S, U9-ch63

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch64

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch65

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch66

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch67

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch68

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U9-ch69

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch70

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch71

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch72

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch73

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch74

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch75

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch76

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch77

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

B0L101S, U9-ch78

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch79

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch80

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	3
Mean	0
Std Dev	0

B0L101S, U9-ch81

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch82

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch83

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch84

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch85

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch86

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch87

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch88

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch89

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch90

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch91

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch92

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch93

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch94

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch95

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch96

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch97

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch98

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch99

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	0
Std Dev	0

B0L101S, U9-ch100

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch101

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U9-ch102

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch103

calib_packv5_042523_0143.root, FC#1, port C1


Entry



B0L101S, U9-ch104

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	3
Mean	9.333
Std Dev	13.2

B0L101S, U9-ch105

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch106

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch107

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch108

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch109

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch110

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch111

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch112

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch113

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	5
Mean	0
Std Dev	0

Turn on : 5.0000

Width : 0.000


Height : 1.000



B0L101S, U9-ch114

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	4
Mean	3.5
Std Dev	6.062

B0L101S, U9-ch115

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch116

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	6
Mean	16.67
Std Dev	23.75

B0L101S, U9-ch117

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch118

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	6
Mean	5.333
Std Dev	11.93

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch119

calib_packv5_042523_0143.root, FC#1, port C1

Entry




Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch120

calib_packv5_042523_0143.root, FC#1, port C1

Entry



B0L101S, U9-ch121

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	0
Mean	0
Std Dev	0

B0L101S, U9-ch122

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	8
Mean	6.125
Std Dev	11.25

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch123

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	2
Mean	0
Std Dev	0

B0L101S, U9-ch124

calib_packv5_042523_0143.root, FC#1, port C1


Entry

1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	3
Mean	18.67
Std Dev	14.38

ampl



B0L101S, U9-ch125

calib_packv5_042523_0143.root, FC#1, port C1

Entry



Entries	1
Mean	0
Std Dev	0

B0L101S, U9-ch126

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	19
Mean	22.63
Std Dev	18.76

Turn on : 15.0000

Width : 0.848

Height : 1.000



B0L101S, U9-ch127

calib_packv5_042523_0143.root, FC#1, port C1


Entry

Entries	8
Mean	16.38
Std Dev	22.61

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L101S, U9-ch127

calib_packv5_042523_0143.root, FC#1, port C1

Entry

Entries	8
Mean	16.38
Std Dev	22.61

Turn on : 5.0000

Width : 0.000

Height : 1.000

