




# B0L100S, U10-ch0

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch1

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

Entries	9
Mean	50
Std Dev	2.708

# B0L100S, U10-ch2

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch3

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch4

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	45
Mean	46.8
Std Dev	2.613

Turn on : 25.0011

Width : 3.500

Height : 2.000



# B0L100S, U10-ch5

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch6

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry






# B0L100S, U10-ch7

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch8

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch9

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	5
Mean	40.4
Std Dev	20.28

ampl



# B0L100S, U10-ch10

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	5
Mean	48
Std Dev	1.673

0 10 20 30 40 50 60 70

ampl



# B0L100S, U10-ch11

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch12

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	7
Mean	51.71
Std Dev	0.4518

# B0L100S, U10-ch13

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch14

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	48
Std Dev	0



# B0L100S, U10-ch15

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	19
Mean	47.89
Std Dev	3.892

Turn on : 23.6632

Width : 1.966

Height : 2.187



# B0L100S, U10-ch16

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch17

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	47
Mean	47.21
Std Dev	2.721

Turn on : 24.9999

Width : 3.500

Height : 2.000



# B0L100S, U10-ch18

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	18
Mean	43.06
Std Dev	2.437

Turn on : 24.9913

Width : 3.497


Height : 2.000



# B0L100S, U10-ch19

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch20

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	33
Mean	49.27
Std Dev	2.049

Turn on : 25.0000

Width : 3.500

Height : 2.000



# B0L100S, U10-ch21

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	10
Mean	50.1
Std Dev	0.7

Turn on : 5.0000

Width : 0.000


Height : 1.000



# B0L100S, U10-ch22

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	2
Mean	43
Std Dev	2



# B0L100S, U10-ch23

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	9
Mean	45.89
Std Dev	0.737


# B0L100S, U10-ch24

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

Entries	35
Mean	44.2
Std Dev	7.967


Turn on : 24.9978  
Width : 3.499  
Height : 2.000



# B0L100S, U10-ch25

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch26

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch27

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	9
Mean	46
Std Dev	0.6667

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U10-ch28

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	29
Mean	49.45
Std Dev	3.047

Turn on : 24.9955

Width : 3.499


Height : 2.000



# B0L100S, U10-ch29

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Turn on : 5.0000

Width : 0.000


Height : 1.000

Entries	6
Mean	48.33
Std Dev	0.4714

# B0L100S, U10-ch30

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	50
Std Dev	0



# B0L100S, U10-ch31

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch32

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	14
Mean	45.71
Std Dev	1.979

Turn on : 24.9999

Width : 3.500


Height : 2.000



# B0L100S, U10-ch33

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	7
Mean	44
Std Dev	1.309

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

# B0L100S, U10-ch34

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	38
Mean	41.13
Std Dev	9.958

Turn on : 30.1883

Width : 1.787

Height : 2.000



# B0L100S, U10-ch35

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	18
Mean	48.56
Std Dev	1.95

Turn on : 24.9995

Width : 3.500

Height : 2.000



# B0L100S, U10-ch36

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	18
Mean	44.28
Std Dev	2.28

Turn on : 24.9980

Width : 3.499


Height : 1.850



# B0L100S, U10-ch37

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch38

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U10-ch39

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch40

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	38
Mean	51.08
Std Dev	2.914

Turn on : 45.0000

Width : 0.507

Height : 2.444



# B0L100S, U10-ch41

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch42

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch43

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch44

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch45

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch46

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	15
Mean	45.8
Std Dev	0.9092

Turn on : 25.0017

Width : 3.500

Height : 2.000





# B0L100S, U10-ch47

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	58
Mean	46.29
Std Dev	3.723

Turn on : 40.5129

Width : 0.197

Height : 2.111



# B0L100S, U10-ch48

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	42.67
Std Dev	0.9428

0 10 20 30 40 50 60 70


ampl



# B0L100S, U10-ch49

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch50

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	1
Mean	45
Std Dev	0

# B0L100S, U10-ch51

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch52

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch53

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch54

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	48
Mean	47.15
Std Dev	4.856

Turn on : 19.8305

Width : 2.239

Height : 2.288






# B0L100S, U10-ch55

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch56

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	7
Mean	46.43
Std Dev	1.917

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

# B0L100S, U10-ch57

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch58

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	3
Mean	47.33
Std Dev	5.185

0 10 20 30 40 50 60 70

ampl



# B0L100S, U10-ch59

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	26
Mean	47.88
Std Dev	2.501

Turn on : 25.0000

Width : 3.500

Height : 2.000



# B0L100S, U10-ch60

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch61

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch62

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	33
Mean	49.85
Std Dev	3.192

Turn on : 21.8370

Width : 2.972

Height : 2.444





# B0L100S, U10-ch63

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	48
Mean	46.31
Std Dev	3.157

Turn on : 41.5140

Width : 0.212

Height : 2.111



# B0L100S, U10-ch64

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	41
Mean	46.39
Std Dev	3.747

Turn on : 24.9977

Width : 3.500

Height : 2.000



# B0L100S, U10-ch65

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch66

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	8
Mean	48.62
Std Dev	1.317

0 10 20 30 40 50 60 70


ampl



# B0L100S, U10-ch67

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	1
Mean	48
Std Dev	0

# B0L100S, U10-ch68

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch69

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	37
Mean	43.92
Std Dev	7.927

Turn on : 24.9956

Width : 3.499


Height : 2.000



# B0L100S, U10-ch70

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U10-ch71

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	2
Mean	51
Std Dev	0

0 10 20 30 40 50 60 70

ampl



# B0L100S, U10-ch72

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	41
Mean	46.46
Std Dev	3.321

Turn on : 24.9983

Width : 3.500


Height : 2.000



# B0L100S, U10-ch73

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch74

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	7
Mean	46.43
Std Dev	1.05

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U10-ch75

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch76

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	22
Mean	34.73
Std Dev	1.958

Turn on : 16.7286

Width : 1.182

Height : 2.000



# B0L100S, U10-ch77

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch78

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

5  
4  
3  
2  
1  
0

Turn on : 24.9957  
Width : 3.499  
Height : 2.000

Entries	27
Mean	46.74
Std Dev	3.284

ampl





# B0L100S, U10-ch79

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	18
Mean	46.56
Std Dev	1.117

Turn on : 25.0000

Width : 3.500

Height : 2.000



# B0L100S, U10-ch80

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

5  
4  
3  
2  
1  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	8
Mean	52.38
Std Dev	0.4841

ampl



# B0L100S, U10-ch81

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry


2  
1.8  
1.6  
1.4  
1.2  
1  
0.8  
0.6  
0.4  
0.2  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	4
Mean	48.25
Std Dev	1.09

0 10 20 30 40 50 60 70

ampl



# B0L100S, U10-ch82

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	20
Mean	46.7
Std Dev	1.187

Turn on : 25.0000

Width : 3.500

Height : 2.000



# B0L100S, U10-ch83

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch84

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	27
Mean	45.3
Std Dev	4.913

Turn on : 24.8599

Width : 3.471

Height : 1.921



# B0L100S, U10-ch85

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	40
Mean	49.3
Std Dev	2.326

Turn on : 25.0000

Width : 3.500

Height : 2.000



# B0L100S, U10-ch86

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	13
Mean	51.08
Std Dev	2.165

Turn on : 25.0001

Width : 3.500

Height : 1.973





# B0L100S, U10-ch87

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch88

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	23
Mean	44.52
Std Dev	7.174

Turn on : 30.8189

Width : 1.921

Height : 2.000



# B0L100S, U10-ch89

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch90

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	34
Mean	45.91
Std Dev	8.511

Turn on : 24.9991

Width : 3.500

Height : 2.000



# B0L100S, U10-ch91

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	22
Mean	52.59
Std Dev	2.06

Turn on : 15.8417

Width : 2.443

Height : 2.444



# B0L100S, U10-ch92

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	11
Mean	50.73
Std Dev	1.213

Turn on : 25.0000

Width : 3.500

Height : 1.633



# B0L100S, U10-ch93

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	9
Mean	50.89
Std Dev	2.233

Turn on : 5.0000

Width : 0.000

Height : 1.000



# B0L100S, U10-ch94

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	12
Mean	46.08
Std Dev	2.753

Turn on : 24.9991

Width : 3.500

Height : 1.852






# B0L100S, U10-ch95

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch96

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch97

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	7
Mean	47.86
Std Dev	3.27

# B0L100S, U10-ch98

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch99

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch100

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch101

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	5
Mean	50.6
Std Dev	0.4899

# B0L100S, U10-ch102

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0



# B0L100S, U10-ch103

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	19
Mean	49.53
Std Dev	2.01

Turn on : 25.0974

Width : 3.513


Height : 2.000



# B0L100S, U10-ch104

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch105

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch106

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	16
Mean	50.56
Std Dev	2.235

Turn on : 45.0000

Width : 3.061

Height : 2.222



# B0L100S, U10-ch107

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

4  
3.5  
3  
2.5  
2  
1.5  
1  
0.5  
0

Turn on : 5.0000  
Width : 0.000  
Height : 1.000

Entries	8
Mean	52.25
Std Dev	0.9682

ampl



# B0L100S, U10-ch108

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch109

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch110

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry





# B0L100S, U10-ch111

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch112

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch113

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch114

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch115

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch116

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch117

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch118

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	29
Mean	48.62
Std Dev	2.565

Turn on : 25.0000

Width : 3.500

Height : 2.000





# B0L100S, U10-ch119

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry

Entries	11
Mean	48.82
Std Dev	0.7158

Turn on : 25.0000

Width : 3.500


Height : 2.000



# B0L100S, U10-ch120

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch121

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch122

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch123

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch124

calib\_packv5\_042523\_0143.root, FC#6, port A1


Entry



# B0L100S, U10-ch125

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

# B0L100S, U10-ch126

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry






# B0L100S, U10-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry



# B0L100S, U10-ch127

calib\_packv5\_042523\_0143.root, FC#6, port A1

Entry

