

B1L001S, U4-ch0, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl















B1L001S, U4-ch0, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl
















B1L001S, U4-ch1, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U4-ch2, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl



































B1L001S, U4-ch3, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

B1L001S, U4-ch4, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





































B1L001S, U4-ch5, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl































































B1L001S, U4-ch9, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Gaus mean: 0.0000 Gaus Width: 0.0000 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl




































































# B1L001S, U4-ch12, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

















B1L001S, U4-ch13, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30

40

50

60

70

ampl






















































































# B1L001S, U4-ch18, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2








































































































































































































































































































































































































B1L001S, U4-ch40, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl



































B1L001S, U4-ch42, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl




















































## B1L001S, U4-ch45, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

1

0























































B1L001S, U4-ch48, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl

















B1L001S, U4-ch49, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 **Entries** Mean Std Dev 8.0 0.6












































































































































































































































































# B1L001S, U4-ch64, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2







































#### B1L001S, U4-ch66, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2



## B1L001S, U4-ch67, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2


















# B1L001S, U4-ch67, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2























































B1L001S, U4-ch70, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70

ampl























































































































# B1L001S, U4-ch77, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 **Entries** Mean


1

0

0



Entry


















































B1L001S, U4-ch80, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50


60


70

ampl

10






































# B1L001S, U4-ch82, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2





















# B1L001S, U4-ch84, adc0 5\_042523\_0143.root, FC#2, port C2

















































B1L001S, U4-ch86, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2

30

40


50


60

70

ampl

10



















# B1L001S, U4-ch88, adc0 calib\_packv5\_042523\_0143.root, FC#2, port C2

































# B1L001S, U4-ch89, adc7 calib\_packv5\_042523\_0143.root, FC#2, port C2

