
B1L100S, U16-ch0, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 27.54
Std Dev 5.064
Gaus mean : 27.7894
Gaus Width: 3.7486
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 88
Mean 34.57
Std Dev 4.704
Gaus mean : 34.9921
Gaus Width: 5.0337
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 41.74
Std Dev 4.113
Gaus mean : 41.8759
Gaus Width: 7.1709
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 48.86
Std Dev 3.654
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 54.15
Std Dev 3.983
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 57.44
Std Dev 8.498
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 14
Mean 61.36
Std Dev 1.54
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch0, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 5.25
Std Dev 9.093
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 29.99
Std Dev 3.515
Gaus mean : 30.2206
Gaus Width: 3.6252
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 37.11
Std Dev 3.637
Gaus mean : 37.5741
Gaus Width: 4.1288
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 42.86
Std Dev 3.564
Gaus mean : 43.4977
Gaus Width: 4.0055
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 50.62
Std Dev 3.468
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 56.45
Std Dev 3.124
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 37
Mean 60.49
Std Dev 1.81
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.14
Std Dev 21.72
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch1, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch2, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 27.68
Std Dev 6.8
Gaus mean : 28.5193
Gaus Width: 4.5036
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 35.21
Std Dev 3.563
Gaus mean : 36.1331
Gaus Width: 4.1427
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 41.63
Std Dev 4.05
Gaus mean : 41.5947
Gaus Width: 4.0995
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 47.95
Std Dev 3.617
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 53.91
Std Dev 3.292
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 58.42
Std Dev 8.396
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 61.38
Std Dev 1.932
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch2, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch3, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 26.8
Std Dev 7.37
Gaus mean : 28.6608
Gaus Width: 3.4337
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 34.09
Std Dev 3.563
Gaus mean : 34.8271
Gaus Width: 3.8351
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 41.49
Std Dev 3.665
Gaus mean : 42.6793
Gaus Width: 3.6344
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 47.42
Std Dev 3.657
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 53.12
Std Dev 3.934
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 57.75
Std Dev 8.661
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.85
Std Dev 1.406
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch3, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 28.33
Std Dev 26.11
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 28.37
Std Dev 3.444
Gaus mean : 28.4835
Gaus Width: 4.0494
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 35.96
Std Dev 3.743
Gaus mean : 36.2400
Gaus Width: 3.5226
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 42.99
Std Dev 3.364
Gaus mean : 43.8426
Gaus Width: 3.1309
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 49.98
Std Dev 2.642
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 54.78
Std Dev 3.14
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 58.4
Std Dev 8.071
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61.29
Std Dev 1.666
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch4, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch5, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 28.66
Std Dev 4.802
Gaus mean : 29.5326
Gaus Width: 3.6938
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 35.79
Std Dev 3.492
Gaus mean : 35.8585
Gaus Width: 4.0593
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 43.09
Std Dev 3.425
Gaus mean : 43.6191
Gaus Width: 3.6945
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 48.72
Std Dev 4.08
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 55.26
Std Dev 3.532
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 58.31
Std Dev 9.162
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 61.33
Std Dev 2.108
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch5, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch6, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 89
Mean 30.29
Std Dev 4.045
Gaus mean : 30.2632
Gaus Width: 4.2731
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 38.19
Std Dev 3.593
Gaus mean : 38.6938
Gaus Width: 3.8777
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 44.26
Std Dev 3.479
Gaus mean : 44.7822
Gaus Width: 3.5739
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 49.74
Std Dev 3.632
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 56.09
Std Dev 3.022
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 59.15
Std Dev 9.151
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch6, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch6, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch7, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 30.83
Std Dev 3.669
Gaus mean : 30.7153
Gaus Width: 3.5602
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 36.79
Std Dev 3.427
Gaus mean : 37.0805
Gaus Width: 4.0940
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 43.93
Std Dev 3.107
Gaus mean : 44.4385
Gaus Width: 3.3782
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 50.25
Std Dev 3.625
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 56.22
Std Dev 3.137
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.89
Std Dev 9.257
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch7, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 62.5
Std Dev 0.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch7, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch8, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 28.48
Std Dev 5.889
Gaus mean : 30.1589
Gaus Width: 3.3870
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 36.42
Std Dev 3.155
Gaus mean : 36.9158
Gaus Width: 3.4802
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 42.71
Std Dev 3.126
Gaus mean : 43.4952
Gaus Width: 3.3067
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 48.97
Std Dev 3.225
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 55.29
Std Dev 3.337
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 43
Mean 58.21
Std Dev 9.305
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 61.75
Std Dev 1.299
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch8, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 37.8
Std Dev 30.86
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 30.07
Std Dev 3.104
Gaus mean : 30.9465
Gaus Width: 3.2279
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 37.85
Std Dev 3.234
Gaus mean : 38.3144
Gaus Width: 3.5118
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 44.45
Std Dev 3.323
Gaus mean : 45.1069
Gaus Width: 3.7104
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 50.24
Std Dev 3.674
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 56.88
Std Dev 3.099
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 33
Mean 58.67
Std Dev 10.54
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.25
Std Dev 1.299
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch9, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 19
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch10, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 28.75
Std Dev 3.42
Gaus mean : 29.6413
Gaus Width: 2.8083
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 35.65
Std Dev 3.34
Gaus mean : 35.9712
Gaus Width: 3.4555
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 42.36
Std Dev 4.071
Gaus mean : 42.9570
Gaus Width: 4.3858
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 49.8
Std Dev 3.759
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 55.66
Std Dev 3.672
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 58.83
Std Dev 9.54
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 61.25
Std Dev 1.92
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch10, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 17
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch11, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 29.55
Std Dev 3.29
Gaus mean : 29.9465
Gaus Width: 3.6466
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 36.68
Std Dev 3.036
Gaus mean : 37.2181
Gaus Width: 3.3992
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 42.93
Std Dev 3.807
Gaus mean : 43.7230
Gaus Width: 4.2063
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 50.63
Std Dev 3.788
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 55.89
Std Dev 3.494
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 43
Mean 60.19
Std Dev 2.394
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 41.33
Std Dev 29.24
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch11, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch12, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 27.1
Std Dev 4.742
Gaus mean : 28.1166
Gaus Width: 3.8377
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 34.08
Std Dev 3.274
Gaus mean : 35.0847
Gaus Width: 3.8490
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 40.13
Std Dev 3.099
Gaus mean : 40.6580
Gaus Width: 3.2960
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 47.69
Std Dev 3.233
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 54.5
Std Dev 2.816
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.11
Std Dev 2.639
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 26
Mean 58.77
Std Dev 11.9
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch12, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 46.75
Std Dev 26.99
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 29.86
Std Dev 3.058
Gaus mean : 30.2505
Gaus Width: 3.7619
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 36.19
Std Dev 3.747
Gaus mean : 36.7370
Gaus Width: 4.6201
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 43.11
Std Dev 3.726
Gaus mean : 43.4509
Gaus Width: 3.8671
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 49.15
Std Dev 3.448
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 55.62
Std Dev 2.949
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 59.51
Std Dev 2.296
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 56.92
Std Dev 17.2
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch13, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch14, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 29.02
Std Dev 3.844
Gaus mean : 29.4864
Gaus Width: 5.4858
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch14, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 36.28
Std Dev 3.431
Gaus mean : 36.7152
Gaus Width: 4.1744
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch14, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 42.88
Std Dev 3.16
Gaus mean : 43.4213
Gaus Width: 3.3027
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch14, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 48.7
Std Dev 3.189
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch14, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 55.08
Std Dev 3.209
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch14, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 42
Mean 58.62
Std Dev 9.547
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch14, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61
Std Dev 2
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch14, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 27.33
Std Dev 25.3
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 29.15
Std Dev 6.09
Gaus mean : 30.6947
Gaus Width: 3.6777
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 36.03
Std Dev 3.205
Gaus mean : 36.5694
Gaus Width: 3.4261
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 42.28
Std Dev 3.315
Gaus mean : 42.3040
Gaus Width: 3.6549
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 48.36
Std Dev 3.619
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 55.1
Std Dev 3.524
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 58.53
Std Dev 9.067
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch15, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch16, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 28.65
Std Dev 6.186
Gaus mean : 29.8806
Gaus Width: 2.9676
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 35.58
Std Dev 3.649
Gaus mean : 36.5202
Gaus Width: 3.6435
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 42.38
Std Dev 3.337
Gaus mean : 42.4218
Gaus Width: 3.7093
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 49.23
Std Dev 3.247
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 55.35
Std Dev 3.262
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 42
Mean 58.81
Std Dev 9.384
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch16, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 63
Std Dev 0
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch16, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 7.333
Std Dev 10.37
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 28.52
Std Dev 3.787
Gaus mean : 28.6095
Gaus Width: 4.0259
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 34.83
Std Dev 3.114
Gaus mean : 35.3529
Gaus Width: 3.3139
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 41.12
Std Dev 3.523
Gaus mean : 41.9957
Gaus Width: 3.0487
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 48.07
Std Dev 3.391
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 54.34
Std Dev 3.323
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 57.98
Std Dev 8.819
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch17, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.85
Std Dev 1.46
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch17, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 20
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 29.84
Std Dev 3.574
Gaus mean : 30.4007
Gaus Width: 3.7196
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 36.29
Std Dev 3.404
Gaus mean : 36.6819
Gaus Width: 3.2149
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 44
Std Dev 3.342
Gaus mean : 44.0687
Gaus Width: 3.6442
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 50.43
Std Dev 3.333
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 55.82
Std Dev 3.552
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 59.6
Std Dev 2.645
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.57
Std Dev 21.88
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch18, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch19, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 28.85
Std Dev 3.503
Gaus mean : 28.9957
Gaus Width: 4.0876
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 36.81
Std Dev 4.165
Gaus mean : 37.4496
Gaus Width: 3.6767
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 42.7
Std Dev 3.642
Gaus mean : 43.0197
Gaus Width: 3.8062
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 49.41
Std Dev 3.177
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 55.68
Std Dev 3.036
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch19, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 59.02
Std Dev 8.917
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 61.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch19, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 11
Std Dev 11
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch20, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 86
Mean 27.86
Std Dev 5.234
Gaus mean : 28.2064
Gaus Width: 4.4647
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 35.14
Std Dev 3.644
Gaus mean : 34.9288
Gaus Width: 4.2340
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 41.91
Std Dev 3.706
Gaus mean : 42.4057
Gaus Width: 3.9784
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 48.32
Std Dev 3.241
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 54.74
Std Dev 2.714
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 58.08
Std Dev 7.991
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 61.12
Std Dev 1.691
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch20, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch21, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 88
Mean 28.83
Std Dev 3.402
Gaus mean : 29.3841
Gaus Width: 3.3406
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 36.1
Std Dev 3.472
Gaus mean : 35.9511
Gaus Width: 3.2163
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 42.63
Std Dev 3.501
Gaus mean : 43.3575
Gaus Width: 3.1150
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 49.96
Std Dev 3.376
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 56.17
Std Dev 3.31
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 58.61
Std Dev 9.627
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62
Std Dev 1.225
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch21, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch22, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 26.99
Std Dev 5.817
Gaus mean : 28.3542
Gaus Width: 4.0935
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 34.21
Std Dev 3.379
Gaus mean : 34.4727
Gaus Width: 3.8470
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 41.29
Std Dev 3.41
Gaus mean : 42.5422
Gaus Width: 4.2816
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 48.02
Std Dev 3.079
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 54.02
Std Dev 3.75
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 57.55
Std Dev 7.626
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch22, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.64
Std Dev 2.057
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch22, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch23, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 29.85
Std Dev 3.587
Gaus mean : 30.2437
Gaus Width: 3.8854
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 37
Std Dev 3.593
Gaus mean : 37.7130
Gaus Width: 4.4745
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 42.65
Std Dev 3.187
Gaus mean : 43.4966
Gaus Width: 3.2824
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 49.56
Std Dev 3.479
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 55.75
Std Dev 3.516
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.7
Std Dev 9.248
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch23, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch24, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 26.43
Std Dev 4.714
Gaus mean : 28.3200
Gaus Width: 3.6156
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 34.87
Std Dev 3.598
Gaus mean : 35.5011
Gaus Width: 3.7566
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 41.83
Std Dev 3.574
Gaus mean : 42.7940
Gaus Width: 3.8882
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 48.31
Std Dev 3.707
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 53.55
Std Dev 3.18
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch24, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 59.33
Std Dev 2.42
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 56.58
Std Dev 17.12
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch24, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch25, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 31.08
Std Dev 4.936
Gaus mean : 32.0049
Gaus Width: 3.8923
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 38.35
Std Dev 3.006
Gaus mean : 39.0443
Gaus Width: 3.4913
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 43.99
Std Dev 3.627
Gaus mean : 43.9273
Gaus Width: 4.0187
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 51.68
Std Dev 3.518
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch25, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 55.98
Std Dev 8.622
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 32
Mean 60.91
Std Dev 1.792
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 63
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch25, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch26, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 26.16
Std Dev 5.078
Gaus mean : 26.6956
Gaus Width: 4.1919
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 33.75
Std Dev 3.792
Gaus mean : 34.3693
Gaus Width: 3.5090
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 40.77
Std Dev 3.407
Gaus mean : 40.1033
Gaus Width: 4.3157
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 46.28
Std Dev 3.906
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 52.22
Std Dev 3.621
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 57.53
Std Dev 3.29
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 20
Mean 58.35
Std Dev 13.48
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch26, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 46
Std Dev 26.58
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 28.55
Std Dev 4.924
Gaus mean : 29.2620
Gaus Width: 3.6811
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 35.44
Std Dev 3.574
Gaus mean : 35.7643
Gaus Width: 3.4443
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L100S, U16-ch27, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 41.65
Std Dev 2.957
Gaus mean : 41.7274
Gaus Width: 3.3658
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 48.39
Std Dev 3.456
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch27, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 55.2
Std Dev 3.534
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 58.12
Std Dev 9.521
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 10
Mean 62
Std Dev 1
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch27, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch28, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 86
Mean 28.36
Std Dev 4.817
Gaus mean : 29.2931
Gaus Width: 3.6817
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 36.17
Std Dev 3.372
Gaus mean : 35.9155
Gaus Width: 2.9714
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 42.67
Std Dev 3.543
Gaus mean : 42.9692
Gaus Width: 4.0715
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 48.48
Std Dev 3.697
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 55.56
Std Dev 2.8
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 59.61
Std Dev 3.274
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 55.36
Std Dev 17.59
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch28, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch29, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 30.9
Std Dev 3.367
Gaus mean : 31.6099
Gaus Width: 3.6699
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 37.35
Std Dev 3.317
Gaus mean : 37.5172
Gaus Width: 3.6484
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 42.97
Std Dev 3.329
Gaus mean : 42.9932
Gaus Width: 4.0594
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 49.76
Std Dev 3.402
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 56.36
Std Dev 3.035
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 60.12
Std Dev 2.451
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 51.5
Std Dev 23.08
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch29, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch30, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 87
Mean 27.47
Std Dev 4.199
Gaus mean : 28.6206
Gaus Width: 5.4581
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 34.5
Std Dev 3.17
Gaus mean : 35.3043
Gaus Width: 3.8823
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 39.95
Std Dev 4.297
Gaus mean : 41.2438
Gaus Width: 4.0237
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 47.31
Std Dev 4.027
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 53.79
Std Dev 3.212
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 58.83
Std Dev 2.513
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 23
Mean 58.48
Std Dev 12.6
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch30, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch31, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 28.11
Std Dev 4.927
Gaus mean : 29.3594
Gaus Width: 3.9662
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 35.25
Std Dev 3.479
Gaus mean : 35.9626
Gaus Width: 3.4552
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 41.29
Std Dev 3.661
Gaus mean : 42.0622
Gaus Width: 3.7469
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 48.25
Std Dev 3.491
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 55.44
Std Dev 3.328
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 58.23
Std Dev 9.676
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch31, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.64
Std Dev 1.432
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch31, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 19
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch32, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 27.08
Std Dev 2.996
Gaus mean : 27.1419
Gaus Width: 3.9770
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 33.77
Std Dev 3.027
Gaus mean : 34.7429
Gaus Width: 3.7788
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 41
Std Dev 2.92
Gaus mean : 41.6185
Gaus Width: 3.4023
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 46.58
Std Dev 3.2
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 52.7
Std Dev 3.053
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 58.37
Std Dev 3.09
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch32, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 57.08
Std Dev 16.51
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch32, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch33, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 29.13
Std Dev 5.814
Gaus mean : 30.3361
Gaus Width: 3.7086
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 38.04
Std Dev 3.736
Gaus mean : 38.4348
Gaus Width: 4.4180
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 44.18
Std Dev 3.532
Gaus mean : 44.7474
Gaus Width: 4.2026
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 51.76
Std Dev 3.337
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch33, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 57.67
Std Dev 2.778
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 36
Mean 60.69
Std Dev 1.777
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 42
Std Dev 29.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch33, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 0
Std Dev 0
Entry
3
2.5
2
1.5
1
0.5
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch34, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 29.66
Std Dev 4.965
Gaus mean : 31.7800
Gaus Width: 4.2532
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 35.44
Std Dev 5.747
Gaus mean : 36.5321
Gaus Width: 3.2879
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 42.74
Std Dev 3.836
Gaus mean : 42.5960
Gaus Width: 3.5469
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 48.53
Std Dev 3.239
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 55.44
Std Dev 3.257
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 59.58
Std Dev 2.897
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 56.27
Std Dev 17.83
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch34, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch35, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 28.69
Std Dev 5.98
Gaus mean : 29.8658
Gaus Width: 3.7521
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 36.18
Std Dev 3.954
Gaus mean : 36.7081
Gaus Width: 4.4175
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 42.41
Std Dev 3.22
Gaus mean : 43.3025
Gaus Width: 3.4255
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 49.3
Std Dev 3.432
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 54.59
Std Dev 3.284
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 58.68
Std Dev 8.527
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch35, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 61.8
Std Dev 1.6
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch35, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 6.667
Std Dev 9.428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 27.88
Std Dev 3.205
Gaus mean : 27.7471
Gaus Width: 2.9173
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 87
Mean 35.02
Std Dev 4.031
Gaus mean : 35.7074
Gaus Width: 4.3473
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 42.36
Std Dev 3.471
Gaus mean : 42.6675
Gaus Width: 3.7092
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 49.15
Std Dev 3.374
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 55.23
Std Dev 3.351
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 59.52
Std Dev 2.543
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 54.22
Std Dev 19.25
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch36, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 31.25
Std Dev 31.25
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 29.59
Std Dev 4.716
Gaus mean : 30.0877
Gaus Width: 3.6908
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 37.46
Std Dev 3.619
Gaus mean : 38.1236
Gaus Width: 3.9318
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 44
Std Dev 3.347
Gaus mean : 45.1961
Gaus Width: 3.3474
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 49.74
Std Dev 3.684
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 56.2
Std Dev 2.924
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 43
Mean 58.58
Std Dev 9.451
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch37, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch37, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch38, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 85
Mean 29.65
Std Dev 4.058
Gaus mean : 30.3798
Gaus Width: 4.1856
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 36.72
Std Dev 3.821
Gaus mean : 36.9035
Gaus Width: 4.2602
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 42.89
Std Dev 3.157
Gaus mean : 43.2649
Gaus Width: 3.6684
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 86
Mean 48.74
Std Dev 4.095
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 55.73
Std Dev 2.847
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 58.24
Std Dev 9.245
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.23
Std Dev 1.423
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch38, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch39, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 30.06
Std Dev 3.244
Gaus mean : 30.7549
Gaus Width: 3.3850
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 36.97
Std Dev 3.49
Gaus mean : 37.7086
Gaus Width: 2.8407
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 44.81
Std Dev 3.056
Gaus mean : 45.1818
Gaus Width: 3.4021
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 49.48
Std Dev 3.494
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 56.15
Std Dev 3.436
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 34
Mean 58.91
Std Dev 10.49
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch39, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch39, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 11.5
Std Dev 11.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch40, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 28.45
Std Dev 3.442
Gaus mean : 29.1987
Gaus Width: 2.2435
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 35.11
Std Dev 3.713
Gaus mean : 35.0753
Gaus Width: 3.3863
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 40.2
Std Dev 3.518
Gaus mean : 41.6844
Gaus Width: 4.7168
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 47.54
Std Dev 3.229
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 53.58
Std Dev 3.946
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 58.6
Std Dev 2.949
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 15
Mean 57.73
Std Dev 15.48
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch40, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch41, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 28.63
Std Dev 4.967
Gaus mean : 29.7502
Gaus Width: 3.6776
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 35.03
Std Dev 3.276
Gaus mean : 34.8546
Gaus Width: 3.8281
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 41.43
Std Dev 3.742
Gaus mean : 42.0135
Gaus Width: 3.9094
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 48.61
Std Dev 3.449
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 55.03
Std Dev 3.352
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.7
Std Dev 8.994
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch41, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch42, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 29.27
Std Dev 3.748
Gaus mean : 29.7699
Gaus Width: 4.2426
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 35.45
Std Dev 5.589
Gaus mean : 36.4223
Gaus Width: 3.5850
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 42.63
Std Dev 3.114
Gaus mean : 43.1248
Gaus Width: 3.4737
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 49.39
Std Dev 3.276
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 55.96
Std Dev 3.006
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 59.43
Std Dev 2.894
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 55
Std Dev 19.47
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch42, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch43, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 27.33
Std Dev 7.379
Gaus mean : 29.3617
Gaus Width: 3.1403
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 36.28
Std Dev 3.428
Gaus mean : 36.8947
Gaus Width: 3.7075
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 42.78
Std Dev 3.314
Gaus mean : 43.0509
Gaus Width: 2.9785
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 50.21
Std Dev 3.724
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 56.17
Std Dev 3.233
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 60.27
Std Dev 2.377
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 49.4
Std Dev 24.74
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch43, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch44, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 28.74
Std Dev 5.714
Gaus mean : 30.1601
Gaus Width: 3.1023
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 35.88
Std Dev 3.394
Gaus mean : 36.0508
Gaus Width: 2.6252
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 42.56
Std Dev 3.848
Gaus mean : 42.5644
Gaus Width: 3.4732
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 49.21
Std Dev 3.334
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 54.79
Std Dev 3.535
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.16
Std Dev 9.361
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 61.25
Std Dev 1.422
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch44, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch45, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 29.63
Std Dev 3.489
Gaus mean : 29.9456
Gaus Width: 3.6257
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 37.22
Std Dev 4.041
Gaus mean : 37.0938
Gaus Width: 4.2178
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 43.96
Std Dev 3.819
Gaus mean : 44.4149
Gaus Width: 4.0332
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 50.88
Std Dev 3.338
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 56.17
Std Dev 3.078
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 39
Mean 60.15
Std Dev 2.304
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch45, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.29
Std Dev 21.77
Entry
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch45, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch46, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 25.28
Std Dev 3.338
Gaus mean : 25.8385
Gaus Width: 3.5754
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 31.95
Std Dev 5.091
Gaus mean : 32.8865
Gaus Width: 3.6620
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 39.65
Std Dev 3.861
Gaus mean : 39.2455
Gaus Width: 4.0346
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 45.71
Std Dev 3.879
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 51.9
Std Dev 3.355
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 58.21
Std Dev 2.546
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch46, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 22
Mean 58.68
Std Dev 12.98
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch46, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch47, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 30.02
Std Dev 3.367
Gaus mean : 30.1945
Gaus Width: 3.1416
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch47, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 36.34
Std Dev 3.911
Gaus mean : 36.7162
Gaus Width: 3.7918
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch47, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 43.85
Std Dev 3.981
Gaus mean : 44.5944
Gaus Width: 4.1446
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch47, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 50.15
Std Dev 3.135
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch47, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 56.46
Std Dev 3.313
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch47, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 35
Mean 59.09
Std Dev 10.27
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch47, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch47, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch48, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 28.04
Std Dev 6.837
Gaus mean : 29.8704
Gaus Width: 3.2801
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 35.27
Std Dev 3.388
Gaus mean : 35.3479
Gaus Width: 3.2348
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 41.84
Std Dev 3.526
Gaus mean : 41.9923
Gaus Width: 3.8584
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 48.35
Std Dev 3.526
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 54.22
Std Dev 3.329
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 58.97
Std Dev 2.828
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 53.62
Std Dev 20.38
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch48, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch49, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 28.3
Std Dev 3.58
Gaus mean : 28.7138
Gaus Width: 4.2564
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 89
Mean 35.74
Std Dev 3.794
Gaus mean : 36.2448
Gaus Width: 4.0761
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 42.81
Std Dev 3.272
Gaus mean : 43.7140
Gaus Width: 3.6267
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 48.93
Std Dev 3.311
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch49, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 55.56
Std Dev 2.86
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 58.76
Std Dev 9.073
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 61.67
Std Dev 1.374
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch49, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch50, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 26.93
Std Dev 5.016
Gaus mean : 27.5805
Gaus Width: 4.2396
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 89
Mean 35.26
Std Dev 4.12
Gaus mean : 35.6712
Gaus Width: 4.2465
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 41.98
Std Dev 3
Gaus mean : 43.1444
Gaus Width: 3.9251
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 48.6
Std Dev 3.247
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 53.9
Std Dev 3.396
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 58.6
Std Dev 8.3
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61.57
Std Dev 1.498
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch50, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31
Std Dev 31
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch51, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 29.57
Std Dev 5.087
Gaus mean : 30.7255
Gaus Width: 4.2027
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 36.38
Std Dev 3.3
Gaus mean : 37.0881
Gaus Width: 3.6985
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 43.03
Std Dev 3.638
Gaus mean : 42.8809
Gaus Width: 4.0350
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 49.79
Std Dev 3.965
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 54.63
Std Dev 8.283
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 59.95
Std Dev 2.132
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 62.33
Std Dev 0.7454
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch51, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch52, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 28.04
Std Dev 5.95
Gaus mean : 28.6457
Gaus Width: 4.5961
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 36.14
Std Dev 3.788
Gaus mean : 36.7090
Gaus Width: 3.9784
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 42.72
Std Dev 3.656
Gaus mean : 43.6380
Gaus Width: 4.5041
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 49.57
Std Dev 3.691
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 55.07
Std Dev 3.485
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 58.66
Std Dev 8.176
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch52, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 60.67
Std Dev 1.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch52, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch53, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 28.19
Std Dev 3.431
Gaus mean : 28.3735
Gaus Width: 4.2356
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 92
Mean 35.89
Std Dev 4.028
Gaus mean : 36.2558
Gaus Width: 4.8541
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 42.15
Std Dev 3.071
Gaus mean : 42.9277
Gaus Width: 3.6301
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 49.02
Std Dev 3.281
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 56.52
Std Dev 3.132
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 31
Mean 58
Std Dev 10.75
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch53, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 10
Mean 62.3
Std Dev 1.187
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch53, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch54, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 28.25
Std Dev 3.546
Gaus mean : 28.7148
Gaus Width: 4.4766
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch54, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 35.37
Std Dev 3.997
Gaus mean : 35.7010
Gaus Width: 4.0720
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L100S, U16-ch54, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 42.24
Std Dev 3.889
Gaus mean : 42.9393
Gaus Width: 4.1219
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch54, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 48.42
Std Dev 3.422
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch54, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 54.9
Std Dev 3.31
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch54, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 42
Mean 58.05
Std Dev 9.449
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch54, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 17
Mean 60.59
Std Dev 1.942
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch54, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch55, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 30.42
Std Dev 3.362
Gaus mean : 31.2205
Gaus Width: 3.4795
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 37.22
Std Dev 3.527
Gaus mean : 37.9081
Gaus Width: 3.5826
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 44.2
Std Dev 3.499
Gaus mean : 44.4398
Gaus Width: 3.9068
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 50.51
Std Dev 3.357
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch55, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 56.4
Std Dev 3.274
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.66
Std Dev 9.308
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 60.6
Std Dev 1.744
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch55, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch56, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 29.61
Std Dev 3.651
Gaus mean : 30.1974
Gaus Width: 4.0384
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 36.97
Std Dev 3.251
Gaus mean : 37.2693
Gaus Width: 3.1827
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 43.13
Std Dev 3.34
Gaus mean : 43.9126
Gaus Width: 3.8582
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L100S, U16-ch56, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 49.73
Std Dev 4.043
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 55.58
Std Dev 3.262
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 34
Mean 58.41
Std Dev 10.42
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.73
Std Dev 1.543
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch56, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch57, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 26.54
Std Dev 6.554
Gaus mean : 28.2524
Gaus Width: 3.6760
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 33.95
Std Dev 5.307
Gaus mean : 34.4148
Gaus Width: 3.1883
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 41.77
Std Dev 3.637
Gaus mean : 42.7471
Gaus Width: 3.7031
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 48.49
Std Dev 3.435
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 54.04
Std Dev 3.328
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 58.77
Std Dev 3.185
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 53.88
Std Dev 20.42
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch57, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch58, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 28.48
Std Dev 5.528
Gaus mean : 29.4602
Gaus Width: 3.1324
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 35.37
Std Dev 3.113
Gaus mean : 36.5231
Gaus Width: 2.5261
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 41.82
Std Dev 3.316
Gaus mean : 42.1843
Gaus Width: 3.6364
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 48.81
Std Dev 3.663
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 53.98
Std Dev 3.884
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 57.88
Std Dev 8.229
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 62.22
Std Dev 0.7857
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch58, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch59, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 28.1
Std Dev 6.048
Gaus mean : 29.2692
Gaus Width: 4.1596
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 35.05
Std Dev 3.627
Gaus mean : 35.5046
Gaus Width: 3.3033
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 41.15
Std Dev 3.377
Gaus mean : 42.0617
Gaus Width: 3.9315
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 47.93
Std Dev 3.516
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 54.52
Std Dev 3.41
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch59, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 59.19
Std Dev 2.682
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 55.91
Std Dev 17.71
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch59, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 15.25
Std Dev 26.41
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 29.22
Std Dev 5.147
Gaus mean : 29.8659
Gaus Width: 4.3136
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 86
Mean 37.28
Std Dev 3.678
Gaus mean : 37.9732
Gaus Width: 3.9458
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 44.1
Std Dev 3.28
Gaus mean : 45.5446
Gaus Width: 2.9008
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 50.02
Std Dev 3.303
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 55.7
Std Dev 3.16
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.79
Std Dev 8.982
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.5
Std Dev 0.5
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch60, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch61, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 91
Mean 28.59
Std Dev 4.035
Gaus mean : 29.0003
Gaus Width: 4.1637
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 36.42
Std Dev 3.691
Gaus mean : 37.2859
Gaus Width: 4.1957
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 42.49
Std Dev 3.375
Gaus mean : 43.0884
Gaus Width: 3.0195
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 49.01
Std Dev 3.512
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 54.76
Std Dev 3.803
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 59
Std Dev 2.918
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.14
Std Dev 21.71
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch61, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch62, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 26.42
Std Dev 6.19
Gaus mean : 27.7305
Gaus Width: 3.8230
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 33.81
Std Dev 3.984
Gaus mean : 34.9869
Gaus Width: 3.7525
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 41.27
Std Dev 3.808
Gaus mean : 42.1005
Gaus Width: 4.2781
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 47.19
Std Dev 3.565
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 53.54
Std Dev 3.65
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch62, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 58.11
Std Dev 8.507
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 61.17
Std Dev 1.572
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch62, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 9.5
Std Dev 9.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch63, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 28.6
Std Dev 6.722
Gaus mean : 30.1222
Gaus Width: 3.7954
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 36.55
Std Dev 2.958
Gaus mean : 36.8236
Gaus Width: 4.7943
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 42.81
Std Dev 3.735
Gaus mean : 43.3270
Gaus Width: 3.5410
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 49.02
Std Dev 2.859
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 54.19
Std Dev 3.712
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 59.75
Std Dev 2.613
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 51.67
Std Dev 23.12
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch63, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch64, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 27.48
Std Dev 2.858
Gaus mean : 27.5941
Gaus Width: 3.0330
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 34.07
Std Dev 3.739
Gaus mean : 34.9833
Gaus Width: 3.8130
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 40.29
Std Dev 3.67
Gaus mean : 40.5375
Gaus Width: 4.4487
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 47.51
Std Dev 3.867
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 52.37
Std Dev 3.589
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 58.25
Std Dev 2.969
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 25
Mean 58.88
Std Dev 12.1
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch64, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31
Std Dev 31
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch65, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 28.58
Std Dev 5.024
Gaus mean : 29.3669
Gaus Width: 3.6938
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 35.68
Std Dev 3.746
Gaus mean : 36.4300
Gaus Width: 3.9984
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 43.09
Std Dev 3.436
Gaus mean : 42.8741
Gaus Width: 3.7461
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 49.06
Std Dev 3.282
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 55.44
Std Dev 2.994
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 58.22
Std Dev 8.351
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch65, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61.43
Std Dev 2.665
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch65, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 0
Std Dev 0
Entry
3
2.5
2
1.5
1
0.5
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch66, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 26.17
Std Dev 7.847
Gaus mean : 28.6497
Gaus Width: 4.2113
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 35.8
Std Dev 3.75
Gaus mean : 36.6506
Gaus Width: 3.8050
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 42.82
Std Dev 3.642
Gaus mean : 42.7785
Gaus Width: 3.4382
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 48.85
Std Dev 3.862
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 54.9
Std Dev 3.434
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 59.64
Std Dev 2.453
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.43
Std Dev 21.82
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch66, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch67, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 28.22
Std Dev 5.933
Gaus mean : 29.3578
Gaus Width: 3.6877
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 34.75
Std Dev 3.418
Gaus mean : 34.8014
Gaus Width: 3.9395
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 41.3
Std Dev 3.564
Gaus mean : 41.9694
Gaus Width: 3.8467
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 47.52
Std Dev 3.17
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 53.68
Std Dev 3.169
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 59.12
Std Dev 2.787
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 54.12
Std Dev 20.48
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch67, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch68, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 29.5
Std Dev 3.449
Gaus mean : 30.3167
Gaus Width: 4.5182
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 35.8
Std Dev 3.491
Gaus mean : 35.8964
Gaus Width: 3.5759
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 43.12
Std Dev 3.511
Gaus mean : 44.1051
Gaus Width: 3.9715
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 48.75
Std Dev 3.398
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch68, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 54.95
Std Dev 3.359
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 59.65
Std Dev 2.445
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 54.78
Std Dev 19.41
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch68, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch69, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 27.42
Std Dev 3.05
Gaus mean : 27.9261
Gaus Width: 3.2090
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 34.74
Std Dev 3.235
Gaus mean : 34.9915
Gaus Width: 3.4420
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 40.76
Std Dev 3.541
Gaus mean : 40.8731
Gaus Width: 3.6359
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 47.45
Std Dev 3.437
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 53.29
Std Dev 3.171
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 59.35
Std Dev 2.532
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch69, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 56.75
Std Dev 17.13
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch69, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 20.33
Std Dev 28.76
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 83
Mean 28.22
Std Dev 6.451
Gaus mean : 29.9701
Gaus Width: 3.5909
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 36.49
Std Dev 3.124
Gaus mean : 37.0377
Gaus Width: 3.4047
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 43.49
Std Dev 3.239
Gaus mean : 43.8561
Gaus Width: 3.6416
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 49.28
Std Dev 3.592
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 55.05
Std Dev 2.886
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch70, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 59.17
Std Dev 8.532
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch70, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch70, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch71, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 95
Mean 29.84
Std Dev 4.148
Gaus mean : 30.2078
Gaus Width: 4.5719
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 36.3
Std Dev 3.273
Gaus mean : 36.5289
Gaus Width: 3.6766
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 42.04
Std Dev 3.177
Gaus mean : 42.8231
Gaus Width: 3.4082
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 49.15
Std Dev 2.874
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch71, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 55.03
Std Dev 3.784
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 58.48
Std Dev 8.766
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 61.6
Std Dev 1.497
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch71, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch72, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 28.38
Std Dev 3.247
Gaus mean : 29.3450
Gaus Width: 3.6711
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 35.39
Std Dev 3.597
Gaus mean : 36.0380
Gaus Width: 3.4833
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 41.6
Std Dev 3.019
Gaus mean : 42.0265
Gaus Width: 3.2734
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 47.65
Std Dev 3.295
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 53.38
Std Dev 3.082
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 58.25
Std Dev 8.268
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.55
Std Dev 1.437
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch72, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 30.5
Std Dev 30.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch73, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 28.81
Std Dev 4.533
Gaus mean : 29.2996
Gaus Width: 3.5526
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 37.18
Std Dev 3.619
Gaus mean : 37.5854
Gaus Width: 3.5552
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 43.15
Std Dev 3.159
Gaus mean : 43.8880
Gaus Width: 3.3250
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 50.11
Std Dev 4.051
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 55.34
Std Dev 3.18
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 38
Mean 58.16
Std Dev 9.909
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch73, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.38
Std Dev 1.443
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch73, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch74, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 28.49
Std Dev 4.98
Gaus mean : 28.5338
Gaus Width: 3.7449
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 34.15
Std Dev 3.852
Gaus mean : 35.1001
Gaus Width: 3.5031
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 41.36
Std Dev 3.892
Gaus mean : 41.5133
Gaus Width: 3.4453
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 47.86
Std Dev 3.63
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 54.71
Std Dev 3.347
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.68
Std Dev 2.896
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch74, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 17
Mean 57.59
Std Dev 14.52
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch74, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 21
Std Dev 29.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 85
Mean 28.15
Std Dev 6.416
Gaus mean : 29.2771
Gaus Width: 3.3612
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 36.5
Std Dev 3.309
Gaus mean : 37.2211
Gaus Width: 3.9596
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 43.43
Std Dev 3.643
Gaus mean : 43.8719
Gaus Width: 3.3125
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 49.36
Std Dev 3.21
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 55.69
Std Dev 3.606
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 39
Mean 60.08
Std Dev 2.368
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 49.8
Std Dev 24.91
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch75, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch76, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 28.12
Std Dev 5.915
Gaus mean : 29.7721
Gaus Width: 4.3595
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 34.98
Std Dev 5.77
Gaus mean : 36.3906
Gaus Width: 2.9746
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 41.82
Std Dev 3.753
Gaus mean : 42.3592
Gaus Width: 4.0020
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 48.89
Std Dev 3.884
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 55.02
Std Dev 2.886
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 42
Mean 59.74
Std Dev 2.536
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 14
Mean 56.86
Std Dev 15.84
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch76, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch77, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 28.91
Std Dev 3.528
Gaus mean : 29.6533
Gaus Width: 3.2292
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 36.4
Std Dev 3.527
Gaus mean : 37.0362
Gaus Width: 3.9413
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 42.64
Std Dev 3.17
Gaus mean : 42.8119
Gaus Width: 3.4185
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 49.47
Std Dev 3.793
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 55.19
Std Dev 3.231
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch77, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.64
Std Dev 8.997
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.25
Std Dev 0.8292
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch77, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch78, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 28.59
Std Dev 5.837
Gaus mean : 29.9711
Gaus Width: 3.6136
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 36.32
Std Dev 3.454
Gaus mean : 36.6789
Gaus Width: 3.7231
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 43.03
Std Dev 3.234
Gaus mean : 43.4497
Gaus Width: 3.3192
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 49.41
Std Dev 3.834
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 56.27
Std Dev 3.445
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 32
Mean 58.5
Std Dev 10.68
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62
Std Dev 0.7071
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch78, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch79, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 29.59
Std Dev 4.838
Gaus mean : 29.9232
Gaus Width: 3.7680
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch79, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 36.76
Std Dev 3.507
Gaus mean : 37.8093
Gaus Width: 3.8480
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch79, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 43.54
Std Dev 3.704
Gaus mean : 43.8790
Gaus Width: 4.3909
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch79, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 48.12
Std Dev 3.675
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch79, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 55.23
Std Dev 3.345
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch79, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 58.8
Std Dev 9.625
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch79, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 61.25
Std Dev 1.92
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch79, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch80, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 26.12
Std Dev 4.605
Gaus mean : 26.9683
Gaus Width: 3.5003
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 34.16
Std Dev 3.827
Gaus mean : 34.9071
Gaus Width: 3.6268
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 41.19
Std Dev 3.82
Gaus mean : 42.1252
Gaus Width: 3.6478
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 47.77
Std Dev 3.465
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 53.56
Std Dev 2.688
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 58.75
Std Dev 2.766
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch80, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 19
Mean 61.11
Std Dev 1.944
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch80, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 28.5
Std Dev 28.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch81, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 30.33
Std Dev 3.436
Gaus mean : 30.6745
Gaus Width: 3.2776
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 36.71
Std Dev 3.396
Gaus mean : 37.0304
Gaus Width: 4.0676
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 43.38
Std Dev 3.371
Gaus mean : 44.6684
Gaus Width: 4.1344
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 50.15
Std Dev 3.328
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch81, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 56.14
Std Dev 3.545
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 37
Mean 59.86
Std Dev 2.195
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 53.29
Std Dev 21.78
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch81, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch82, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 27.06
Std Dev 3.942
Gaus mean : 28.0717
Gaus Width: 4.0094
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 34.38
Std Dev 3.783
Gaus mean : 34.6915
Gaus Width: 4.2348
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 41.1
Std Dev 2.921
Gaus mean : 41.4521
Gaus Width: 3.6317
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 47.4
Std Dev 3.67
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 53.36
Std Dev 3.225
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 58.51
Std Dev 8.049
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61.57
Std Dev 1.294
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch82, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 42
Std Dev 29.7
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 29.08
Std Dev 3.527
Gaus mean : 29.8875
Gaus Width: 4.0335
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 35.69
Std Dev 4.056
Gaus mean : 36.1709
Gaus Width: 4.5167
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 42.56
Std Dev 3.411
Gaus mean : 43.0272
Gaus Width: 4.0833
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 48.11
Std Dev 3.853
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 55.28
Std Dev 3.319
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.26
Std Dev 9
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 62.14
Std Dev 1.125
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch83, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch84, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 29.44
Std Dev 3.996
Gaus mean : 30.1609
Gaus Width: 3.7571
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 36.05
Std Dev 3.331
Gaus mean : 36.3996
Gaus Width: 3.7275
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 42.94
Std Dev 3.605
Gaus mean : 43.3029
Gaus Width: 4.0042
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 48.15
Std Dev 3.277
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 54.85
Std Dev 3.043
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch84, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 57.85
Std Dev 8.59
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 61.67
Std Dev 1.546
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch84, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch85, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 29.74
Std Dev 2.988
Gaus mean : 29.9890
Gaus Width: 3.4384
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 37.17
Std Dev 3.739
Gaus mean : 37.1446
Gaus Width: 3.1631
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 43.67
Std Dev 3.145
Gaus mean : 43.8855
Gaus Width: 3.6042
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 50.03
Std Dev 3.632
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 34
Mean 55.06
Std Dev 2.94
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 58.47
Std Dev 7.886
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch85, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 61.5
Std Dev 1.118
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch85, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch86, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 82
Mean 27.91
Std Dev 7.213
Gaus mean : 30.3224
Gaus Width: 3.4182
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 36.38
Std Dev 3.685
Gaus mean : 37.1055
Gaus Width: 3.2886
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 42.54
Std Dev 3.421
Gaus mean : 43.0486
Gaus Width: 3.9876
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 49.08
Std Dev 3.35
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 55.29
Std Dev 3.52
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 58.26
Std Dev 8.481
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 62
Std Dev 0.8944
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch86, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch87, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 28.46
Std Dev 4.584
Gaus mean : 29.4049
Gaus Width: 3.6265
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 35.84
Std Dev 3.6
Gaus mean : 36.6992
Gaus Width: 3.3000
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 42.92
Std Dev 3.154
Gaus mean : 43.5518
Gaus Width: 3.4798
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 49.82
Std Dev 3.786
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 55.3
Std Dev 2.963
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 59.16
Std Dev 8.726
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch87, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 61.5
Std Dev 1.118
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch87, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch88, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 80
Mean 28.46
Std Dev 5.002
Gaus mean : 29.4045
Gaus Width: 3.7792
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 36.02
Std Dev 3.453
Gaus mean : 36.3989
Gaus Width: 3.4433
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 41.65
Std Dev 3.246
Gaus mean : 42.0497
Gaus Width: 3.1943
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 47.56
Std Dev 3.308
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 53.88
Std Dev 3.293
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 58.8
Std Dev 3.23
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 56.31
Std Dev 16.31
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch88, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch89, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 30.1
Std Dev 3.717
Gaus mean : 30.6658
Gaus Width: 4.0770
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 36.74
Std Dev 3.406
Gaus mean : 37.7041
Gaus Width: 3.7099
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 44.06
Std Dev 3.527
Gaus mean : 44.4658
Gaus Width: 4.4454
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 50.2
Std Dev 3.804
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 55.84
Std Dev 3.677
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 58.51
Std Dev 9.106
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 62.75
Std Dev 0.433
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch89, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 22
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch90, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 28.65
Std Dev 3.341
Gaus mean : 29.1076
Gaus Width: 3.2338
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 35.33
Std Dev 4.119
Gaus mean : 35.8242
Gaus Width: 3.9543
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 41.42
Std Dev 3.509
Gaus mean : 41.6450
Gaus Width: 4.1728
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 48.09
Std Dev 3.583
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 53.07
Std Dev 3.6
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 58.39
Std Dev 3.132
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 16
Mean 57.25
Std Dev 14.85
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch90, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 47
Std Dev 27.14
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 29.97
Std Dev 5.092
Gaus mean : 30.7474
Gaus Width: 3.3058
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 37.25
Std Dev 3.155
Gaus mean : 37.2127
Gaus Width: 4.0001
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 43.47
Std Dev 2.967
Gaus mean : 43.6256
Gaus Width: 3.2697
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 49.77
Std Dev 3.527
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 56
Std Dev 3.289
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 39
Mean 58.13
Std Dev 9.759
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 10
Mean 61.8
Std Dev 1.077
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch91, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch92, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 27.87
Std Dev 6.424
Gaus mean : 30.3198
Gaus Width: 4.4447
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 35.67
Std Dev 3.855
Gaus mean : 36.1977
Gaus Width: 4.3845
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 42.29
Std Dev 3.146
Gaus mean : 42.4723
Gaus Width: 3.6001
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 47.97
Std Dev 3.586
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 53.21
Std Dev 3.678
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 58.16
Std Dev 8.047
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 61.56
Std Dev 1.257
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch92, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch93, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 28.92
Std Dev 2.714
Gaus mean : 29.1842
Gaus Width: 2.5862
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 34.76
Std Dev 3.417
Gaus mean : 35.1637
Gaus Width: 3.3795
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 40.9
Std Dev 3.268
Gaus mean : 42.5224
Gaus Width: 4.3205
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 48.12
Std Dev 3.606
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 54.31
Std Dev 3.633
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch93, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 57.67
Std Dev 8.784
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.62
Std Dev 1.443
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch93, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch94, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 27.41
Std Dev 5.753
Gaus mean : 28.7508
Gaus Width: 3.4516
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 81
Mean 35.15
Std Dev 3.963
Gaus mean : 35.0909
Gaus Width: 3.8854
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 42.28
Std Dev 3.739
Gaus mean : 42.7722
Gaus Width: 4.9249
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 47.53
Std Dev 3.901
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 54.17
Std Dev 3.233
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 58.25
Std Dev 8.663
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.36
Std Dev 1.226
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch94, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 61
Std Dev 1
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch95, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 28.85
Std Dev 4.99
Gaus mean : 29.5135
Gaus Width: 3.2820
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 35.77
Std Dev 3.265
Gaus mean : 36.3782
Gaus Width: 3.3572
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 43.34
Std Dev 3.464
Gaus mean : 43.4405
Gaus Width: 3.1979
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 49.73
Std Dev 3.602
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 55.83
Std Dev 3.345
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 40
Mean 58.98
Std Dev 9.663
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 61.67
Std Dev 0.9428
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch95, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch96, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 88
Mean 28.73
Std Dev 5.418
Gaus mean : 29.4684
Gaus Width: 4.0851
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 34.32
Std Dev 3.532
Gaus mean : 34.8003
Gaus Width: 2.8601
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 40.79
Std Dev 3.245
Gaus mean : 41.2739
Gaus Width: 3.3580
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 47.07
Std Dev 3.634
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 53.66
Std Dev 3.471
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 58.38
Std Dev 2.925
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch96, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 15
Mean 57.67
Std Dev 15.46
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch96, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 41.67
Std Dev 29.47
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch97, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 27.59
Std Dev 4.763
Gaus mean : 28.5504
Gaus Width: 3.7502
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 34.82
Std Dev 5.486
Gaus mean : 35.9039
Gaus Width: 4.2560
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 42.31
Std Dev 4.195
Gaus mean : 42.5512
Gaus Width: 4.2263
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 48.67
Std Dev 3.088
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 55.06
Std Dev 3.042
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 59.59
Std Dev 2.731
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 52.14
Std Dev 21.36
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch97, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch98, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 28.02
Std Dev 5.926
Gaus mean : 29.6118
Gaus Width: 3.2543
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 35.2
Std Dev 3.983
Gaus mean : 35.5871
Gaus Width: 4.0865
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 42.23
Std Dev 3.494
Gaus mean : 42.9767
Gaus Width: 3.9241
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 48.36
Std Dev 3.652
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 54.11
Std Dev 3.759
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 58.35
Std Dev 8.749
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.45
Std Dev 1.671
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch98, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch99, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 28.71
Std Dev 3.278
Gaus mean : 29.1576
Gaus Width: 3.2948
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 35.24
Std Dev 3.659
Gaus mean : 36.3209
Gaus Width: 5.4947
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 41.38
Std Dev 4.02
Gaus mean : 42.3605
Gaus Width: 4.7282
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 48.63
Std Dev 3.464
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 55.52
Std Dev 3.206
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.68
Std Dev 9.285
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 61.17
Std Dev 1.772
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch99, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 6.333
Std Dev 8.957
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 27.91
Std Dev 4.92
Gaus mean : 29.1848
Gaus Width: 4.6147
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 93
Mean 36.61
Std Dev 3.816
Gaus mean : 37.1746
Gaus Width: 4.1853
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 43.51
Std Dev 3.765
Gaus mean : 44.3671
Gaus Width: 4.5346
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 49.44
Std Dev 3.261
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 55.44
Std Dev 3.261
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 58.53
Std Dev 8.384
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 63
Std Dev 0
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch100, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch101, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 27.87
Std Dev 5.134
Gaus mean : 29.4312
Gaus Width: 3.8376
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 34.78
Std Dev 3.13
Gaus mean : 35.1096
Gaus Width: 3.3391
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 41.36
Std Dev 3.708
Gaus mean : 42.2742
Gaus Width: 4.1091
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 68
Mean 47.71
Std Dev 3.71
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 54.64
Std Dev 3.389
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 44
Mean 58.07
Std Dev 9.174
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 62.08
Std Dev 1.441
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch101, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch102, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 30.87
Std Dev 3.669
Gaus mean : 31.1812
Gaus Width: 3.7576
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch102, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 36.64
Std Dev 3.739
Gaus mean : 37.1072
Gaus Width: 4.4623
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch102, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 43.51
Std Dev 4.178
Gaus mean : 43.9676
Gaus Width: 4.2665
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch102, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 49.74
Std Dev 3.782
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch102, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 55.04
Std Dev 3.805
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch102, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 59.13
Std Dev 8.537
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch102, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch102, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch103, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 28.83
Std Dev 4.831
Gaus mean : 29.0539
Gaus Width: 3.6394
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 36.16
Std Dev 3.928
Gaus mean : 37.1903
Gaus Width: 4.0767
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 42.95
Std Dev 3.43
Gaus mean : 44.1509
Gaus Width: 3.7485
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 48.38
Std Dev 3.472
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 54.9
Std Dev 2.956
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 58.59
Std Dev 9.556
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch103, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 10
Mean 61.9
Std Dev 1.578
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch103, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 18
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch104, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 27.33
Std Dev 5.936
Gaus mean : 28.7045
Gaus Width: 3.8516
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch104, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 34.95
Std Dev 4.092
Gaus mean : 35.2854
Gaus Width: 4.7471
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch104, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 41.07
Std Dev 3.945
Gaus mean : 41.1864
Gaus Width: 4.7272
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch104, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 47.66
Std Dev 3.659
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch104, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 53.91
Std Dev 3.56
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch104, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 57.63
Std Dev 7.858
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch104, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 61.54
Std Dev 1.646
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch104, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch105, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 28.59
Std Dev 6.499
Gaus mean : 30.6870
Gaus Width: 3.4786
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 36.01
Std Dev 3.169
Gaus mean : 36.6934
Gaus Width: 3.0027
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 76
Mean 43.51
Std Dev 3.545
Gaus mean : 43.9409
Gaus Width: 3.5242
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 49.7
Std Dev 3.787
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 55.25
Std Dev 7.825
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 38
Mean 59.95
Std Dev 2.615
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 61.43
Std Dev 1.294
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch105, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch106, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 31.34
Std Dev 3.584
Gaus mean : 31.4305
Gaus Width: 3.7936
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 36.99
Std Dev 3.83
Gaus mean : 37.7685
Gaus Width: 4.4793
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 44.23
Std Dev 3.456
Gaus mean : 44.1787
Gaus Width: 4.7621
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 49.95
Std Dev 3.664
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 56.32
Std Dev 3.013
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 37
Mean 59.05
Std Dev 10.05
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch106, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 62
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch106, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch107, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 28.26
Std Dev 4.926
Gaus mean : 29.3338
Gaus Width: 3.3766
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 35.47
Std Dev 3.512
Gaus mean : 35.9715
Gaus Width: 3.6413
Entry
ampl
0
10
20
30
40
50
60
70
1
2
3
4
5
6
7
8
9


B1L100S, U16-ch107, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 42.48
Std Dev 4.161
Gaus mean : 43.2590
Gaus Width: 4.7164
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 48.95
Std Dev 3.701
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 55.61
Std Dev 3.518
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.13
Std Dev 9.057
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 62
Std Dev 0.8165
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch107, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch108, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 28.31
Std Dev 4.639
Gaus mean : 29.2579
Gaus Width: 3.8612
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 35.02
Std Dev 3.89
Gaus mean : 35.7124
Gaus Width: 3.8793
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 41.22
Std Dev 3.328
Gaus mean : 41.9984
Gaus Width: 3.6261
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 47.72
Std Dev 3.897
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 53.51
Std Dev 3.576
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 58.29
Std Dev 3.24
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 12
Mean 60.58
Std Dev 2.216
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch108, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 20.67
Std Dev 29.23
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 27.46
Std Dev 5.742
Gaus mean : 28.6493
Gaus Width: 3.3985
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 35.12
Std Dev 3.719
Gaus mean : 35.7431
Gaus Width: 3.3315
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 41.26
Std Dev 4.17
Gaus mean : 41.6561
Gaus Width: 3.5043
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 48.05
Std Dev 3.282
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 54.23
Std Dev 3.295
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 55
Mean 58.75
Std Dev 8.345
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 61
Std Dev 0.7071
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch109, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch110, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 96
Mean 28.54
Std Dev 5.781
Gaus mean : 29.2937
Gaus Width: 4.4934
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 35.63
Std Dev 3.59
Gaus mean : 35.2781
Gaus Width: 4.4281
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 42
Std Dev 3.805
Gaus mean : 42.9607
Gaus Width: 3.3302
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 48.13
Std Dev 4.057
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 54.35
Std Dev 3.517
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 58.1
Std Dev 8.663
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.36
Std Dev 2.057
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch110, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch111, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 29.38
Std Dev 3.525
Gaus mean : 30.3578
Gaus Width: 3.6475
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 50
Mean 36.46
Std Dev 3.454
Gaus mean : 36.6668
Gaus Width: 3.5774
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 41.93
Std Dev 4.015
Gaus mean : 42.1463
Gaus Width: 4.3243
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 48.46
Std Dev 4.031
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 54.68
Std Dev 3.586
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 58.18
Std Dev 8.895
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 61.11
Std Dev 1.728
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch111, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 40
Std Dev 23
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 29.11
Std Dev 3.619
Gaus mean : 28.9876
Gaus Width: 4.0765
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 35.59
Std Dev 3.643
Gaus mean : 35.6931
Gaus Width: 3.9013
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 42.36
Std Dev 3.691
Gaus mean : 42.5758
Gaus Width: 3.6061
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 49.14
Std Dev 3.629
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 54.85
Std Dev 3.094
Entry
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch112, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 43
Mean 59.81
Std Dev 2.927
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 10
Mean 55.8
Std Dev 18.62
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch112, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch113, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 89
Mean 29.65
Std Dev 6.801
Gaus mean : 30.9384
Gaus Width: 4.3076
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 37.38
Std Dev 3.448
Gaus mean : 37.1409
Gaus Width: 4.0202
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 43.56
Std Dev 3.331
Gaus mean : 43.9645
Gaus Width: 3.5832
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 50.46
Std Dev 3.901
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 56.61
Std Dev 3.422
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 38
Mean 58.37
Std Dev 9.885
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch113, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch113, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 10.5
Std Dev 10.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch114, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 27.87
Std Dev 4.628
Gaus mean : 29.2977
Gaus Width: 2.4959
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 77
Mean 35.12
Std Dev 3.498
Gaus mean : 35.6982
Gaus Width: 3.4825
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 41.97
Std Dev 3.933
Gaus mean : 42.4835
Gaus Width: 4.0470
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 47.52
Std Dev 3.281
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 54.6
Std Dev 3.311
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 42
Mean 58.36
Std Dev 9.436
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 11
Mean 61.64
Std Dev 1.226
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch114, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 27.33
Std Dev 26.39
Entry
ampl
0
0.2
0.4
0.6
0.8
1
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 28.77
Std Dev 6.391
Gaus mean : 30.1631
Gaus Width: 3.6134
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 35.09
Std Dev 5.562
Gaus mean : 36.6013
Gaus Width: 3.8501
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 42.1
Std Dev 3.15
Gaus mean : 42.2587
Gaus Width: 3.3761
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 74
Mean 49.62
Std Dev 3.616
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 54.79
Std Dev 4.148
Entry
ampl
0
1
2
3
4
5
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 58.36
Std Dev 8.189
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch115, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 3
Mean 62
Std Dev 0.8165
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch115, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 10.5
Std Dev 10.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch116, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 28.77
Std Dev 5.785
Gaus mean : 29.6619
Gaus Width: 3.6932
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 36.6
Std Dev 3.683
Gaus mean : 36.8310
Gaus Width: 3.6827
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 43.13
Std Dev 3.749
Gaus mean : 43.6418
Gaus Width: 3.8845
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 49.58
Std Dev 3.33
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 54.76
Std Dev 3.525
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 58.86
Std Dev 3.039
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 8
Mean 54
Std Dev 20.43
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch116, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch117, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 29.59
Std Dev 5.287
Gaus mean : 29.9953
Gaus Width: 4.3618
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 99
Mean 36.67
Std Dev 4.472
Gaus mean : 37.0518
Gaus Width: 4.6467
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 44.38
Std Dev 3.85
Gaus mean : 45.2260
Gaus Width: 3.3819
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 62
Mean 50.89
Std Dev 3.588
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 49
Mean 54.71
Std Dev 8.548
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 60.04
Std Dev 2.738
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch117, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 59
Std Dev 2
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch117, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch118, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 28.06
Std Dev 3.533
Gaus mean : 28.1372
Gaus Width: 4.2259
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 53
Mean 34.83
Std Dev 3.196
Gaus mean : 35.2277
Gaus Width: 3.2733
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 40.29
Std Dev 3.981
Gaus mean : 40.4786
Gaus Width: 4.2058
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 45.66
Std Dev 3.717
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 52.63
Std Dev 4.082
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 58
Mean 57.33
Std Dev 8.095
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch118, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 14
Mean 61.86
Std Dev 1.187
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch118, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 4
Mean 15.75
Std Dev 27.28
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 30.22
Std Dev 3.652
Gaus mean : 30.7984
Gaus Width: 3.7983
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 36.41
Std Dev 3.575
Gaus mean : 36.9689
Gaus Width: 3.5734
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 43.37
Std Dev 3.792
Gaus mean : 43.7415
Gaus Width: 4.2025
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 50.03
Std Dev 3.773
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 61
Mean 56.39
Std Dev 3.743
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 36
Mean 58.17
Std Dev 10.16
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 62.6
Std Dev 0.8
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch119, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 0
Std Dev 0
Entry
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch120, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 26.33
Std Dev 6.399
Gaus mean : 27.7928
Gaus Width: 3.3940
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch120, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 75
Mean 34.91
Std Dev 3.465
Gaus mean : 35.3838
Gaus Width: 3.5134
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch120, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 41.58
Std Dev 3.576
Gaus mean : 42.3415
Gaus Width: 3.0276
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch120, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 47.88
Std Dev 3.251
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch120, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 54.05
Std Dev 3.287
Entry
0
2
4
6
8
10
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch120, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 45
Mean 59.49
Std Dev 2.029
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch120, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 18
Mean 57.78
Std Dev 14.15
Entry
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch120, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch121, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 28.01
Std Dev 5.016
Gaus mean : 28.7524
Gaus Width: 4.2710
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 34.78
Std Dev 3.184
Gaus mean : 35.3358
Gaus Width: 3.4399
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 86
Mean 42.35
Std Dev 3.89
Gaus mean : 42.9998
Gaus Width: 4.1986
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 48.59
Std Dev 3.366
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 70
Mean 54.93
Std Dev 3.523
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 46
Mean 57.7
Std Dev 9.103
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 62.78
Std Dev 0.4157
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch121, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch122, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 28.61
Std Dev 4.929
Gaus mean : 29.7777
Gaus Width: 3.7461
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 72
Mean 35.96
Std Dev 3.871
Gaus mean : 36.1146
Gaus Width: 3.9157
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 42.71
Std Dev 3.37
Gaus mean : 42.9789
Gaus Width: 3.8662
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 49.08
Std Dev 3.47
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 63
Mean 55.13
Std Dev 3.312
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 43
Mean 58.33
Std Dev 9.345
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 9
Mean 61.44
Std Dev 1.343
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch122, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 31.5
Std Dev 31.5
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch123, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 94
Mean 30.81
Std Dev 5.154
Gaus mean : 32.0396
Gaus Width: 4.0856
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 52
Mean 38.56
Std Dev 3.249
Gaus mean : 39.3552
Gaus Width: 3.8593
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 43.8
Std Dev 2.801
Gaus mean : 44.8091
Gaus Width: 2.9984
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 50.14
Std Dev 3.654
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 56.09
Std Dev 3.491
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 39
Mean 60.33
Std Dev 1.979
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 5
Mean 50
Std Dev 25
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch123, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 0
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch124, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 73
Mean 29.4
Std Dev 3.77
Gaus mean : 29.8309
Gaus Width: 4.2275
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 60
Mean 35.35
Std Dev 5.839
Gaus mean : 36.4857
Gaus Width: 4.0584
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 41.54
Std Dev 3.377
Gaus mean : 42.2945
Gaus Width: 4.3192
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 64
Mean 47.67
Std Dev 3.236
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 54.79
Std Dev 3.41
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 41
Mean 59.54
Std Dev 2.829
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 13
Mean 56.23
Std Dev 16.3
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch124, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 63
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch125, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 57
Mean 28.05
Std Dev 3.772
Gaus mean : 28.8818
Gaus Width: 3.8156
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 78
Mean 35.19
Std Dev 3.867
Gaus mean : 35.3379
Gaus Width: 3.7977
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 71
Mean 42.25
Std Dev 3.422
Gaus mean : 42.6512
Gaus Width: 3.5759
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 49.61
Std Dev 3.328
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 51
Mean 55.8
Std Dev 3.106
Entry
ampl
0
1
2
3
4
5
6
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 48
Mean 59.75
Std Dev 2.673
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 7
Mean 52.43
Std Dev 21.41
Entry
ampl
0
0.5
1
1.5
2
2.5
3
0
10
20
30
40
50
60
70


B1L100S, U16-ch125, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch126, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 39
Mean 28.59
Std Dev 2.915
Gaus mean : 27.4414
Gaus Width: 4.7234
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 84
Mean 34.55
Std Dev 3.859
Gaus mean : 34.7646
Gaus Width: 4.3710
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 65
Mean 41.71
Std Dev 3.83
Gaus mean : 42.1214
Gaus Width: 4.4594
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 66
Mean 48.08
Std Dev 3.723
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 53.96
Std Dev 3.294
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 56
Mean 58.89
Std Dev 2.852
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch126, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 15
Mean 56.93
Std Dev 15.34
Entry
0
1
2
3
4
5
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch126, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 2
Mean 59
Std Dev 0
Entry
ampl
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc0
calib_packv5_042523_0143.root, FC#4, port A2
Entries 69
Mean 28.93
Std Dev 3.943
Gaus mean : 29.5611
Gaus Width: 3.2538
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc1
calib_packv5_042523_0143.root, FC#4, port A2
Entries 67
Mean 35.88
Std Dev 3.807
Gaus mean : 36.6626
Gaus Width: 4.0482
Entry
ampl
0
1
2
3
4
5
6
7
8
9
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc2
calib_packv5_042523_0143.root, FC#4, port A2
Entries 79
Mean 42.84
Std Dev 3.973
Gaus mean : 43.1211
Gaus Width: 3.8546
Entry
ampl
0
2
4
6
8
10
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc3
calib_packv5_042523_0143.root, FC#4, port A2
Entries 54
Mean 50.37
Std Dev 3.841
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc4
calib_packv5_042523_0143.root, FC#4, port A2
Entries 59
Mean 54.97
Std Dev 3.575
Entry
ampl
0
1
2
3
4
5
6
7
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc5
calib_packv5_042523_0143.root, FC#4, port A2
Entries 47
Mean 58.19
Std Dev 9.069
Entry
ampl
0
1
2
3
4
5
6
7
8
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc6
calib_packv5_042523_0143.root, FC#4, port A2
Entries 6
Mean 62.67
Std Dev 0.4714
Entry
ampl
0
0.5
1
1.5
2
2.5
3
3.5
4
0
10
20
30
40
50
60
70


B1L100S, U16-ch127, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl


B1L100S, U16-ch127, adc7
calib_packv5_042523_0143.root, FC#4, port A2
Entries 1
Mean 0
Std Dev 0
Entry
1
0.8
0.6
0.4
0.2
0
0
10
20
30
40
50
60
70
ampl