

B0L100S, U7-ch0

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch1

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch2

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch3

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch4

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch5

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch6

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch7

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch8

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch9

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U7-ch10

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch11

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch12

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch13

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch14

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch15

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch16

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch17

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch18

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch19

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch20

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch21

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch22

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch23

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch24

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch25

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch26

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch27

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch28

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch29

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch30

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch31

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch32

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch33

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch34

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch35

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	6
Mean	40.83
Std Dev	18.32

0 10 20 30 40 50 60 70

ampl



B0L100S, U7-ch36

calib_packv5_042523_0143.root, FC#6, port A1

Entry


2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	4
Mean	32.75
Std Dev	18.91

0 10 20 30 40 50 60 70


ampl



B0L100S, U7-ch37

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch38

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch39

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch40

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch41

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch42

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch43

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch44

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch45

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch46

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch47

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch48

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch49

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch50

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch51

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch52

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch53

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch54

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	11
Mean	49.82
Std Dev	3.353

B0L100S, U7-ch55

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	43
Std Dev	0


ampl



B0L100S, U7-ch56

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch57

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch58

calib_packv5_042523_0143.root, FC#6, port A1


Entry

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0

Turn on : 5.0000
Width : 0.000
Height : 1.000

Entries	2
Mean	51
Std Dev	0

ampl



B0L100S, U7-ch59

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch60

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch61

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch62

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	32
Mean	49.06
Std Dev	5.037

Turn on : 30.3344

Width : 5.855

Height : 2.444



B0L100S, U7-ch63

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch64

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch65

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch66

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	36
Mean	50.06
Std Dev	2.687

Turn on : 45.0000

Width : 1.089

Height : 2.556



B0L100S, U7-ch67

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch68

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch69

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch70

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch71

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch72

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch73

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch74

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	7
Mean	46.14
Std Dev	1.355

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U7-ch75

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch76

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	14
Mean	36.36
Std Dev	1.54

Turn on : 21.8249

Width : 2.732

Height : 2.000



B0L100S, U7-ch77

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch78

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	29
Mean	46.34
Std Dev	3.808

Turn on : 24.9974

Width : 3.497

Height : 2.000



B0L100S, U7-ch79

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	19
Mean	44.21
Std Dev	10.47

Turn on : 25.0000

Width : 3.500


Height : 2.000



B0L100S, U7-ch80

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	7
Mean	52.43
Std Dev	0.4949

B0L100S, U7-ch81

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch82

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	18
Mean	46.72
Std Dev	1.145

Turn on : 25.0000

Width : 3.500

Height : 2.000



B0L100S, U7-ch83

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch84

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch85

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch86

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	10
Mean	51.3
Std Dev	2.052

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U7-ch87

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch88

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	22
Mean	46.64
Std Dev	5.432

Turn on : 31.4990

Width : 2.214

Height : 2.000



B0L100S, U7-ch89

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch90

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch91

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch92

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	13
Mean	50.54
Std Dev	1.216

Turn on : 25.0000

Width : 3.500

Height : 2.000



B0L100S, U7-ch93

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch94

calib_packv5_042523_0143.root, FC#6, port A1

Entry

3

2.5

2

1.5

1

0.5

0


Turn on : 5.0000

Width : 0.000

Height : 1.000

Entries	10
Mean	46.6
Std Dev	2.577

ampl



B0L100S, U7-ch95

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	34
Mean	47.91
Std Dev	1.961

Turn on : 25.0000

Width : 3.500

Height : 2.000



B0L100S, U7-ch96

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch97

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch98

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch99

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch100

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch101

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch102

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch103

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	17
Mean	49.47
Std Dev	2.003

Turn on : 25.0051

Width : 3.500

Height : 2.000



B0L100S, U7-ch104

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch105

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch106

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U7-ch107

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch108

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U7-ch109

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch110

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch111

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch112

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch113

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch114

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch115

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch116

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch117

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch118

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	27
Mean	48.63
Std Dev	2.482

Turn on : 25.0039

Width : 3.500

Height : 2.000



B0L100S, U7-ch119

calib_packv5_042523_0143.root, FC#6, port A1


Entry

Entries	10
Mean	48.9
Std Dev	0.7

Turn on : 5.0000

Width : 0.000

Height : 1.000



B0L100S, U7-ch120

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch121

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch122

calib_packv5_042523_0143.root, FC#6, port A1

Entry




Entries	0
Mean	0
Std Dev	0

B0L100S, U7-ch123

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch124

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch125

calib_packv5_042523_0143.root, FC#6, port A1

Entry



Entries	1
Mean	0
Std Dev	0

B0L100S, U7-ch126

calib_packv5_042523_0143.root, FC#6, port A1


Entry



B0L100S, U7-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry



B0L100S, U7-ch127

calib_packv5_042523_0143.root, FC#6, port A1

Entry

