






B1L102S, U1-ch1, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl






































































2

























































































































































































































B1L102S, U1-ch13, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































B1L102S, U1-ch18, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































0
















































































































































































































































B1L102S, U1-ch33, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl




































































































































































































































































B1L102S, U1-ch44, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





































































































































































































































































0

















































2

















































B1L102S, U1-ch59, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







































































































































































































B1L102S, U1-ch68, adc3





































0

























B1L102S, U1-ch70, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl













































B1L102S, U1-ch72, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















B1L102S, U1-ch73, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl





















































































































B1L102S, U1-ch78, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

























B1L102S, U1-ch80, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






















0

























































































































1





















































































































































































































































































































B1L102S, U1-ch99, adc7 calib_packv5_042523_0143.root, FC#11, port A2 Entry **Entries** 1 Mean 0 Std Dev 0 8.0 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl






































































































































































1











































































































































































































































































































































1

