



B1L001S, U4-ch0 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 2 2 Mean 0 Std Dev 0 1.8 Turn on: 5.0000 Width : 0.000 1.6 Height : 1.000 1.4 1.2 8.0 0.6













B1L001S, U4-ch4 calib_packv5_042523_0143.root, FC#2, port C2 3









B1L001S, U4-ch7 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 3 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5 10 20 30 40 50 60 70 ampl





B1L001S, U4-ch9 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 30 20 40 50 60 70 ampl







































































































































































































































































B1L001S, U4-ch100 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl





B1L001S, U4-ch102 42523_0143.root, FC#2, port C2



B1L001S, U4-ch103 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70 ampl








B1L001S, U4-ch107 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 4 Mean Std Dev 3.5 Turn on: 5.0000 Width : 0.000 Height : 1.000 3 2.5

4


0


0





B1L001S, U4-ch108 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl











B1L001S, U4-ch113 calib_packv5_042523_0143.root, FC#2, port C2





B1L001S, U4-ch114 calib_packv5_042523_0143.root, FC#2, port C2 Entry 3 **Entries** 3 Mean 0 Std Dev 0 Turn on: 5.0000 Width : 0.000 Height : 1.000 2 1.5 1 0.5 10 20 30 40 50 60 70

ampl





B1L001S, U4-ch116 calib_packv5_042523_0143.root, FC#2, port C2








B1L001S, U4-ch118 calib_packv5_042523_0143.root, FC#2, port C2











B1L001S, U4-ch123 calib_packv5_042523_0143.root, FC#2, port C2 Entry **Entries** 1 Mean 0 Std Dev 0 Turn on : 5.0000 Width : 0.000 8.0 Height : 1.000 0.6 0.4 0.2 10 20 30 40 50 60 70

ampl

