

A

A

B


















B

C









C

D

D



Use CLK_OUT SYNC Clock
Outside Clock Input



CPLD KEY INPUT

2

3

4

5

6

