Digital System Blocks



Buses


 Set of two or more electrical conductors representing a binary value

	4-bit bus		
		+V	Represents:
Logic		— +V	•
Logic Device		0V	1101
		$$ $+$ \mathbf{V}	




Buses

Often more than just a one-to-one connection



Buses

Often more than just a one-to-one connection




Selectors and Decoders



Selectors or Multiplexers

- •Often labelled MUX
- •2-Input Selector:

S ₀	Output
0	I _o
1	I ₁






Selectors or *Multiplexers*

4-input Selector

S ₁	S ₀	Output
0	0	I ₀
0	1	I ₁
1	0	l ₂
1	1	I ₃






Multiplexers or Selectors

4-input Selector


S ₁	S ₀	Output
0	0	I ₀
0	1	I ₁
1	0	l ₂
1	1	l ₃





Multiplexers or Selectors


2-Input 4-bit MUX






Multiplexers or Selectors

2-Input 4-bit MUX – Internal Implementation






Decoder or *Demultiplexer*



Magnitude Comparator (XNOR)



X	Y	Output
0	0	1
0	1	0
1	0	0
1	1	1


Basic comparator:

- output when X = Y
- complement gives X ≠Y

Other types give:

- X > Y
- X < Y
- complements give:
 - X ≤ Y
 - $X \ge Y$

Multiple-bit magnitude comparator



For more than 1-bit comparisons, the XNORs are ANDed together

Exercise: Show that output of above 2-bit comparator is given by:

$$(A_0B_0 + A_0'B_0') \cdot (A_1B_1 + A_1'B_1')$$



Arithmetic Units



Adders - the half-adder


Half-adder:

- accepts two binary digit inputs (X & Y)
- produces Sum (S) & Carry (C) outputs


Arithmetically:

Truth table:

 Χ	Υ	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





$$S = X\overline{Y} + \overline{X}Y = X \oplus Y$$



$$C = XY$$

Examples of half-adder implementations






Exercise:

Show that for all circuits:

$$S = X\overline{Y} + \overline{X}Y$$
$$C = X \cdot Y$$



Half-adder NAND gate implementation



Half-adder


- Arithmetic X + Y
- Max gate delay 3 units

Sum has 3 units delay


Carry has 2 units delay (Carry' has 1 unit delay)



Effect of Delay



Full Adder



$$s = X \oplus Y \oplus c_{in}$$


 $c_{out} = (X.Y) + (X.c_{in}) + (Y.c_{in})$



Full Adder

C_{in}	X	Y	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


CouX	Y			
t	00	01	11	10
Cin 0	0	0	1	0
1	0	1	1	1






Full Adder

Cout = Cin.X + Cin.Y + X.Y









Full Adder gate implementations

Can be implemented with 2 half adders and an OR gate:






Full Adder: NAND-based Ex-OR blocks



Consists essentially of two half-adders (XORs with Carry outputs)




4-bit Parallel Adder






4-bit Parallel Adder






Ripple Delay



Delay caused by carry outputs at each stage




4-bit Ripple Subtractor using Adders



Use two's complement: A-B= A+(B+1)




4-bit Adder/Subtractor





4-bit Adder/Subtractor




Control	Output Function	
0	Add	(N1 + N2)
1	Subtract	(N1 – N2)



An Arithmetic Unit

Cor	ntrol	Arithmetic		
1	0	Function		7
0	0	A + 1		'
0	1	A + B		-4
1	0	A - 1	S-14/2	, '
1	1	A - B	Cout/Bout ←	Adde
				,





An Arithmetic Unit

Can add and subtract You can also make it increment and decrement by 1

