
## Timing Hazards and Output Glitches (1/3)

- Output glitch: A momentary unexpected output change (short pulse)
  when an input changes; usually caused by gate propagation delays.
- Hazards: A timing hazard exists in a combinational circuit when it produces an output glitch when one or more inputs change.
  - Static Hazards (static-1 and static-0): when 1 input variable changes, the output changes momentarily before stabilising on the correct value.
    - Can usually be fixed by <u>adding redundant logic</u> (*Consensus* Theorem – T11).
  - Dynamic Hazards: possibility of an output changing more than once as a result of a single input change.



## Timing Hazards and Output Glitches (2/3)





## Timing Hazards and Output Glitches (3/3)

BC

Example of static-1 hazard (cont.):

