

Lab A4 Report

TT0L - GROUP 0

Person 1	111111111@student.mmu.edu.my
Person 2	111111111@student.mmu.edu.my

Q1. Design a combinational logic circuit for 3-input minority circuit. Assume that a minority circuit is one which produces a HIGH (1) when two or more inputs are LOW (0).

I. Construct the truth table.

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0


II. Simplify the Boolean expression into product-of-sums (POS) form and sum-of-products (SOP) form using Boolean Algebra Techniques / Karnaugh map.

A/BC	00	01	11	10
0	1	1	0	1
1	1	0	0	0

$$\text{SOP} = B'C' + A'B' + A'C'$$

$$\text{POS} = (B'+C')(A'+C')(A'+B')$$


iii) Construct the logic diagram using OR-AND gate network and verify the circuit experimentally.



IV. Construct the logic diagram using only NAND gates and verify the circuit experimentally.

$$SOP = \overline{\overline{B \cdot C} + \overline{A \cdot B} + \overline{A \cdot C}}$$

$$= \overline{\overline{B \cdot C} \cdot \overline{A \cdot B} \cdot \overline{A \cdot C}} \quad \text{NAND FORM}$$



Q2. Design a combinational logic circuit for **4-input majority circuit**. A majority circuit is one which produces a HIGH (1) output when three or more inputs are HIGH (1).

- I. Construct the truth table and simplify the Boolean expression into SOP and POS forms using K-map.

Truth Table

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


K-MAP

AB/CD	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	0	1	1	1
10	0	0	1	0


$$SOP = ABC + ABD + ACD + BCD$$

$$POS = (A + B) \cdot (A + C) \cdot (A + D) \cdot (B + C) \cdot (B + D) \cdot (C + D)$$

- II. Construct the logic diagram using AND-OR gate network with simplified SOP expression.




III. Construct the logic diagram using OR-AND gate network with simplified POS expression.



IV. Construct the logic diagram using only NAND gates with simplified SOP expression.


$$\begin{aligned} \text{SOP}(F) &= \overline{\overline{ABC} + \overline{ABD} + \overline{ACD} + \overline{BCD}} \\ &= \overline{\overline{ABC}} \cdot \overline{\overline{ABD}} \cdot \overline{\overline{ACD}} \cdot \overline{\overline{BCD}} \end{aligned}$$



V. Construct the logic diagram using only NOR gates with simplified POS expression.

$$POS(F) = (A + B) \cdot (A + C) \cdot (A + D) \cdot (B + C) \cdot (B + D) \cdot (C + D)$$

$$= \overline{\overline{(A + B)} + \overline{(A + C)} + \overline{(A + D)} + \overline{(B + C)} + \overline{(B + D)} + \overline{(C + D)}}$$



Q3. Design a combinational logic circuit that controls an elevator door in a three-storey building. There are 4 input conditions. M is a logic signal that indicates when the elevator is moving (M=1) or stopped (M=0). F1, F2 and F3 are floor indicator signals that are normally LOW, and they go HIGH only when the elevator is positioned at the level of that particular floor.


- I. Construct the truth table and simplify the Boolean expression into SOP form using K-map with don't care conditions.

M	F1	F2	F3	X
0	0	0	0	X
0	0	0	1	1
0	0	1	0	1
0	0	1	1	X
0	1	0	0	1
0	1	0	1	X
0	1	1	0	X
0	1	1	1	X
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


MF1/F2F3	00	01	11	10
00	X	1	X	1
01	1	X	X	X
11	0	0	0	0
10	0	0	0	0

$$SOP = \overline{M} \quad POS = \overline{M}$$

- II. Construct the logic diagram using AND-OR gate network with simplified SOP expression.



- III. Construct the logic diagram using only NAND gates with simplified SOP expression.



4. Design a minimal combinational logic circuit that detects the presence of any of the six illegal code groups in the 8421 standard BCD code by providing a logic-1 output.

I. Construct the truth table and simplify the Boolean expression using K- map


A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

AB/CD	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	0	1	1

$$Y = AB + AC$$

$$A(B + C)$$

- II. Construct the logic diagram using basic logic gates that produces minimum hardware requirement.



5. A combinational logic circuit has four inputs and one output. The output is 1 if and only if the decimal number represented by the inputs in binary code is a prime number.


- I. Construct the truth table and simplify the Boolean expression into POS form using K-map.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

AB/CD	00	01	11	10
00	0	0	1	1
01	0	1	1	0
11	0	1	0	0
10	0	0	1	0

$$POS = (\overline{A} + \overline{B} + \overline{C}) \cdot (\overline{A} + D) \cdot (B + C) \cdot (\overline{B} + D)$$

II. Construct the logic diagram using OR-AND gate network with simplified POS expression.



III. Construct the logic diagram using only NOR gates with simplified POS expression.

$$\begin{aligned}
 POS(X) &= \overline{\overline{A + B + C}} \cdot \overline{\overline{A + D}} \cdot \overline{\overline{B + C}} \cdot \overline{\overline{B + D}} \\
 &= \overline{\overline{A + B + C}} + \overline{\overline{A + D}} + \overline{\overline{B + C}} + \overline{\overline{B + D}}
 \end{aligned}$$

