


8. Using Block RAM

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.





Lesson Overview



Lesson Overview

Design Goal

On-chip RAM

Block RAM Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Three types of FPGA memory

- Flip-flops
- Distributed RAM
- Block RAM

Block RAM is special within an FPGA

- It is fast and abundant
- Requires one clock to access
- Can only be initialized at startup
- Yet there are some logic requirements to use it

Objectives

- Be able to create block RAM resources
- Understand the requirements of block RAMs
- Learn how to verify a component containing a block RAM



Lesson Overview



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's also take a quick look at synchronous resets

- Learn the two types of resets
- Reset logic follows one of two forms

Extra Objectives

- Know the two forms of synchronous reset logic
- Know how to verify a design with a synchronous reset




Design Goal

Lesson Overview Design Goal On-chip RAM Block RAM Rules **Initializing Memory** Hex file Reset Overview Restarting Mem Address Serial Port Next Steps Formal Verification Reset Assertions Cover Exercise Hardware Bonus

Conclusion

Let's rebuild our Hello World design, but make the message longer

We'll use a memory to capture our longer message



- Then read from this memory, and . . .
- Transmit it out the serial port



Goal Design



Lesson Overview

Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions


Cover

Exercise!

Hardware Bonus

Conclusion

Here's a basic block diagram



- We'll re-use the serial port transmitter, txuart.v
- We'll capture our message in a block RAM, and . . .
- We'll use a top level module to coordinate it all, memtx.v
 - We'll infer the block RAM within our memtx.v design

But what is on-chip RAM and how shall we declare and use it?



On-Chip Memory

Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus Conclusion

There's a special type of declaration for memory in Verilog:

```
 \begin{array}{lll} \textbf{reg} & & \left[ \, \textbf{W} - \textbf{1} : \textbf{0} \, \right] & \textbf{ram} & & \left[ \, \textbf{0} : \textbf{MEMLN} - \textbf{1} \, \right]; \end{array}
```

- This defines a memory of MEMLN elements, where each element is W bits long
- Verilog allows MEMLN to be anything
- I tend to define my memories as

```
{f reg} \hspace{1cm} [{\tt W}-1{:}0] \hspace{1cm} {\tt ram} \hspace{1cm} [0{:}(1{<<}{\tt LGMEMSZ})-1];
```

- This forces the power of two requirement
- LGMEMSZ can also be used as the width of the address.



Declaring On-Chip Memory

Lesson Overview
Design Goal

→ On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Conclusion

Hardware Bonus

There's a special type of declaration for memory in Verilog:

$$[W-1:0]$$
 ram $[0:(1<$

The synthesis tool will decide how to implement this

- Flip-Flops
 - Useful for small numbers of bits
 - Very inefficient for implementing memory on an FPGA
- Distributed RAM
 - Useful for small, localized RAM needs
 - Typically allocated one-bit at a time for memory sizes of 2^6 elements (Ex. Xilinx's SLICEM)
- Block RAM
 - Useful for larger and wider RAM needs
 - Using block RAM requires that you follow special rules



Lesson Overview

Design Goal

On-chip RAM

Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

1. Any RAM access should be contained in its own always block

```
always @(posedge i_clk)
if (write)
        ram[write_addr] <= write_value;

always @(posedge i_clk)
if (read)
        read_value <= ram[read_addr];</pre>
```



-**√**

Lesson Overview
Design Goal
On-chip RAM
Block RAM
Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification

Reset Assertions

Hardware Bonus

Cover

Exercise!

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once

This is often an unexpected frustration for beginners.

The solution is to rewrite your algorithm so you don't need to do this



Lesson Overview
Design Goal
On-chip RAM
Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if

Such logic often ends up being replaced by flip-flops



Lesson Overview Design Goal On-chip RAM

Block RAM

➢ Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list

```
// Don't do this output reg [W-1:0] ram [0:(1<<LGMEMSZ)-1];
```



Lesson Overview
Design Goal
On-chip RAM
Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

```
// Many synthesizers will turn this into FFs
always @(posedge i_clk)
if (write_enable)
begin

    B <= // some logic;
    C <= // something else;
    ram[addr] <= value;
end</pre>
```



If you want a block RAM, you need to follow certain rules:

Design Goal
On-chip RAM
Block RAM

→ Rules

Lesson Overview

- Initializing Memory
- Hex file
- Reset
- Overview
- Restarting
- Mem Address
- Serial Port
- Next Steps
- Formal Verification
- Reset Assertions
- Cover
- Exercise!
- Hardware Bonus
- Conclusion

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

Some synthesizers/hardware allow byte enables



Lesson Overview
Design Goal
On-chip RAM
Block RAM

➤ Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

Some synthesizers/hardware allow write-through

Where the value being written may be read on the same clock

```
always @(posedge i_clk)
begin
    if (write_enable)
        mem[addr] = wvalue;
    rvalue = mem[addr];
end // Note the non-blocking notation!
```



Lesson Overview
Design Goal
On-chip RAM
Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

Some synthesizers/hardware allow write-through

- Where the value being written may be read on the same clock
 - This would be ideal for a CPU register file
- It's not uniformly supported across our chosen tools/vendors
- Know your hardware, synthesizer, and simulator
- We'll pretend this feature does not exist in this tutorial



Lesson Overview
Design Goal
On-chip RAM
Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

If you fail to follow these rules,

You might get something other than block RAM, or You're design might fail to synthesize entirely

This is a common reason for synthesis failure



Lesson Overview
Design Goal
On-chip RAM
Block RAM

➤ Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

If you want a block RAM, you need to follow certain rules:

- 1. Any RAM access should be contained in its own always block
- 2. RAM can only be initialized once
- 3. Don't put a RAM access in a cascaded if
- 4. Don't put a RAM in a port list
- 5. Don't put a RAM in a block with other things

If you fail to follow these rules,

You might get something other than block RAM, or You're design might fail to synthesize entirely

This is a common reason for synthesis failure

- Always keep an eye on your RAM and LUT usages
- Something out of bounds may be caused by this

If you suspect this is a problem, break your design into smaller and smaller components until you find out what's going on



Distributed RAM Rules



Lesson Overview

Design Goal

On-chip RAM

Block RAM

Rules

Initializing Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

When is distributed RAM used?

- If the memory size is small (32 elements or less)
- If the memory is read without a clock

```
always @(*)
            rvalue = mem[addr];
// Or equivalently
assign rvalue = mem[addr];
```

- Obviously, only if the device has distributed RAM.
 - iCE40 devices have no distributed RAM





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing

➤ Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

How might we initialize our RAM?

We could use assignments within an initial block

When using Xilinx's ISE, this is the only way I've managed to initialize RAM





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing
Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

How might we initialize our RAM?

- We could use assignments within an initial block
 - Verilator (currently) complains about non-blocking initial assignments

```
// This will generate a Verilator warning initial ram[8190] \le 5;
```

Yosys (currently) complains about blocking initial assignments

```
// This will generate a Yosys warning initial ram[8190] = 5;
```

If you don't redefine any values, both will still work

In this case, you may ignore the warnings





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing

➤ Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

How might we initialize our RAM?

We could use a \$readmemh function call (recommended)

Each word of the file FILE_NAME has format %0*x

```
012345678
```

- Separate each RAM word by white space
- Number of digits is based upon the width of the RAM word
 - Our example above shows a 32-bit word
- Xilinx's ISE has a known bug that prevents \$readmemh from working. Vivado doesn't have this bug.





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing

➤ Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

How might we initialize our RAM?

We could use a \$readmemh function call (recommended)

Alternatively, lines can begin with @(hexadecimal) addresses

```
@000000e0 2c 20 61 20 6e 65 77 20 6e 61 74 ...
@000000f0 63 6f 6e 63 65 69 76 65 64 20 69 ...
```

- This example shows a series of 8-bit characters
- Sixteen per line
- This form makes it possible to skip elements
- We'll build one of these files for our project later





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing

➤ Memory

Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

How might we initialize our RAM?

We could use a \$readmemh function call (recommended)

- On-chip RAM can only be initialized in an initial block
- Cannot re-initialize a block RAM in this fashion later without reconfiguring (i.e. reloading) the FPGA





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

→ Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's generate a hex file that we can use with \$readmemh

- Use a C++ program
- We'll call this program genhex
- Much of the program is boilerplate and error checking
- We'll skip most of this boilerplate now, and instead focus on the interesting parts

You can find the entire genhex program with the course materials





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

→ Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's build our hex file

We'll prefix each line with an address

```
int linelen = 0;
int ch, addr = 0;

fprintf(fout, "@%08x", addr);
linelen = 10;
```

Don't forget that the address begins with an @ sign





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset

Overview

Restarting
Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's build our hex file

- We'll prefix each line with an address
- Process one character at a time

```
// Read one character from our file
while((ch = fgetc(fp))!=EOF) {
    // and process it if we read
    // a non-empty character
    // ...
}
```





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

➤ Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's build our hex file

- We'll prefix each line with an address
- Process one character at a time
- The values out are simply hex characters

- We can use nbits to make the width generic
- In this example, nbits = 8 so we only need two hex digits
 each





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

→ Hex file

D .

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's build our hex file

- We'll prefix each line with an address
- Process one character at a time
- The values are just simply hex characters
- After 56 bytes, start a new line with a new address.



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps

Formal Verification Reset Assertions

Hardware Bonus

Cover

Exercise!

Conclusion

One task remains: adding the hexfile generation to our Makefile

- Our target is "memfile.hex"
- It depends upon genhex, and our text file, psalm.txt

```
memfile.hex: genhex psalm.txt
./genhex psalm.txt
```

- genhex must also be built
 - It depends upon genhex.cpp

```
genhex: genhex.cpp
g++ genhex.cpp -o genhex
```

Don't forget to make sure memfile.hex is built before it's needed

Voila! A hex file that will change anytime **psalm.txt** does



Using the hexfile



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

→ Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

After all that work,

We can now declare and initialize our memory

```
reg [7:0] tx_memory [0:2047];
initial $readmemh("memfile.hex", tx_memory);
```

Next, we'll need to discuss resets





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps

Formal Verification

Reset Assertions

Hardware Bonus

Cover

Exercise!

Conclusion

There are two types of resets

Asynchronous resets

- These are more complex than their synchronous counterparts
- Often require being asserted for many cycles, and
- Released on a clock edge
- Poor design can lead to radio interference triggering an internal asynchronous reset





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification

Reset Assertions

Hardware Bonus

Conclusion

Cover Exercise! There are two types of resets

Asynchronous resets

- These are more complex than their synchronous counterparts
- Often require being asserted for many cycles, and
- Released on a clock edge
- Poor design can lead to radio interference triggering an internal asynchronous reset
 - This is bad.





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification
Reset Assertions
Cover

Exercise

Conclusion

Hardware Bonus

There are two types of resets

Asynchronous resets

- These are more complex than their synchronous counterparts
- Often require being asserted for many cycles, and
- Released on a clock edge
- Poor design can lead to radio interference triggering an internal asynchronous reset
 - This is bad. We will avoid these in this tutorial





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification
Reset Assertions

Cover Exercise!

Hardware Bonus

Conclusion

There are two types of resets

- Asynchronous resets, and
- Synchronous resets
 - These are set and released on clock tick

These are simple to build and use

Let's implement a synchronous reset to this design



Synchronous Reset



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port

Next Steps

Cover

Exercise

Conclusion

Formal Verification

Reset Assertions

Hardware Bonus

Many designs use a synchronous reset

- Values responsive to a reset should also have an initial value
- The initial value and the reset value must match

- I like this form of a reset, but
- It requires that every register set by this block gets reset as well

The original Hello World design included no reset



Synchronous Reset



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps

Formal Verification

Reset Assertions

Hardware Bonus

Conclusion

Cover Exercise!

Many designs use a synchronous reset

- Values responsive to a reset should also have an initial value
- An alternate form of reset needs to be used if some values need to be reset within the block and others don't

This is a more generic form, useful for all purposes



Synchronous Reset



Lesson Overview Design Goal On-chip RAM Block RAM Rules **Initializing Memory** Hex file ➢ Reset Overview Restarting Mem Address

Serial Port

Next Steps Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus Conclusion

Why might you need a synchronous reset?

- Sometimes internal or external conditions will require a reset
 - Ex: An embedded CPU crash, or watchdog timer timeout might cause a CPU to need to be reset
- Not all technologies support initial values
 - For example, if you want to create FPGA+ASIC support, you design will need a reset
- Sometimes it just helps to start over
- A (debounced) button can be used to create a reset

Let's use a synchronous reset in our design





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

Hex file Reset

> Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions


Cover

Exercise!

Hardware Bonus

Conclusion

Here's how our design is going to work







Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

> Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions


Cover

Exercise!

Hardware Bonus

Conclusion

Here's how our design is going to work



- We'll send our message once per second
- A counter, hz_counter, will count each second
- When hz_counter reaches zero, tx_restart will signal the rest of the design to restart

This much should be fairly familiar





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

➢ Overview

Restarting

Reset

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions


Cover

Exercise!

Hardware Bonus

Conclusion

Here's how our design is going to work



- tx_index will capture our position in the message stream
- We'll read tx_data from memory, to know what to transmit





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset

➤ Overview
Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions


Cover

Exercise!

Hardware Bonus

Conclusion

Here's how our design is going to work



- tx_stb will request a byte to be transmitted
- Once the whole message has been transmitted,
- tx_stb will deactivate until the next tx_restart

Are you ready to examine some Verilog?



Restarting



Lesson Overview Design Goal On-chip RAM Block RAM Rules

Initializing Memory Hex file Reset Overview ▶ Restarting Mem Address Serial Port Next Steps Formal Verification Reset Assertions Cover Exercise!

Hardware Bonus

Conclusion

Here's the one-second counter, hz_counter

```
// We'll start our counter just before the
// top of the second, to give everything
// a chance to initialize
initial hz_counter = 28'h16;
always @(posedge i_clk)
if (i_reset)
        hz_counter \le 28'h16;
else if (hz_counter == 0)
        hz_counter <= CLOCK_RATE_HZ - 1'b1;
else
        hz_counter <= hz_counter - 1'b1;</pre>
```



Restarting



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview

➤ Restarting
Mem Address
Serial Port
Next Steps
Formal Verification
Reset Assertions

Cover

Exercise!

Conclusion

Hardware Bonus

Here's the one-second counter, hz_counter

```
// We'll start our counter just before the
// top of the second, to give everything
// a chance to initialize
initial hz_counter = 28'h16;
always @(posedge i_clk)
if (i_reset)
    hz_counter <= 28'h16;
else if (hz_counter == 0)
    hz_counter <= CLOCK_RATE_HZ - 1'b1;
else
    hz_counter <= hz_counter - 1'b1;</pre>
```

Question: What assertion(s) does this logic require?



Restarting



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification
Reset Assertions
Cover

Exercise!

Conclusion

Hardware Bonus

Once a second, we'll set tx_restart

Do you see a formal property hiding in here?

```
always @(*)
assert(tx_restart == (hz_counter == 0));
```

Practice writing assertions as you see relationships!



Mem Address



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting

Mem Address

Serial Port Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

We'll need an address to read from memory

```
// Number of bytes in our message
parameter
            MSGLEN = 1600;
initial tx_index = 0;
always @(posedge i_clk)
if (i_reset)
        tx index <= 0:
else if ((tx_stb)&&(!tx_busy))
begin // Advance anytime a character was
        // accepted by the serial port,
        if (tx_index = MSGLEN-1)
                // End of message
                tx_index <= 0;
        else
                tx_index <= tx_index + 1'b1;
end
```



Reading from Memory



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset Overview

Restarting

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Memory reads take one clock

```
always @(posedge i_clk)
     tx_data <= tx_memory[tx_index];</pre>
```

Remember our rules from earlier?

- We might have also chosen to use a read enable
- It wasn't necessary for this design though



When to transmit

Lesson Overview Design Goal On-chip RAM Block RAM Rules **Initializing Memory** Hex file Reset Overview Restarting Serial Port Next Steps Formal Verification Reset Assertions Cover Exercise! Hardware Bonus

Conclusion

As with Hello World, tx_stb indicates we have a character to transmit

```
initial tx_stb = 1'b0;
always @(posedge i_clk)
if (i_reset)
        tx stb \ll 1'b0:
else if (tx_restart)
        // Start transmitting anytime
        // tx_restart is true
        tx_stb \ll 1'b1;
else if ((tx_stb)&&(!tx_busy)
            &&(tx_index >= MSGLEN-1))
        // Stop when we get to the end
        // of the message
        tx_stb \ll 1'b0;
```



Serial Port



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

We'll skip the serial port details here

- We built this earlier
- We also showed how to abstract the serial port earlier
- Even our simulation script is nearly identical to Hello World

Feel free to go back and review if you don't remember these



Next Steps



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Overview

Reset

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

That's the basics of our design!

- We've already built our hex file, so
- We can now move on to formal verification!





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset Overview

Restarting

Mem Address

man / man

Serial Port

Next Steps

Formal

∨ Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Formally verifying a component using memory requires:

- Assuming a constant address
- Asserting properties for the value at that address
- Usually requires examining no more than a single address.

We can assume a constant value using the (* anyconst *) attribute

```
(* anyconst *) reg [10:0] f_const_addr;
```

- This allows the solver to pick any value for f_const_addr
- As long as it is constant
- If even one value can make your design fail,

the solver will find it

Let's see how this works





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal

∨ Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Let's create a value to match our memory at

```
(* anyconst *) reg [10:0] f_const_addr;
```

We'll call this f_const_value

This value is constant because we are implementing a ROM Now we can assert any properties associated with this address





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Overview

Reset

Restarting

Mem Address

Serial Port

Next Steps

Formal

∨ Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

This design need only assert one memory property

```
(* anyconst *) reg [10:0] f_const_addr;
    reg [ 7:0] f_const_value;
```

- When we transmit a value from f_const_addr,
- assert that it is the right value

```
always @(posedge i_clk)
if ((tx_stb)&&(!tx_busy)
          &&(tx_index == f_const_addr))
         assert(tx_data == f_const_value);
```

We'll come back to this memory verification approach again when we discuss FIFOs





Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Overview

Reset

Restarting

Mem Address

Serial Port

Next Steps

Formal

∨ Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

What other properties might we assert?

- That our index remains within bounds?
- That any time our index is within the memory bounds, tx_stb is high?

You should be familiar with these

- Let's pause to look at the reset
- Cover might need some attention as well



Reset Assertions



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory

Hex file Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Synchronous reset properties have a basic pattern

You may (or may not) assume an initial reset

```
always @(*)
if (!f_past_valid)
    assume(i_reset);
```



Reset Assertions



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset
Overview
Restarting
Mem Address
Serial Port
Next Steps
Formal Verification

Reset Assertions
Cover

Exercise

Conclusion

Hardware Bonus

Synchronous reset properties have a basic pattern

- You may (or may not) assume an initial reset
- The initial value, held when !f_past_valid, and The value following a reset, i.e. when \$past(i_reset)
 Should both be identical

This verifies we met the rules of a synchronous reset



Cover



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

Conclusion

Unlike our Hello World design

- We can't cover the entire message
 - It's just too long
- We can only cover the first several steps
- Let's cover the first 30 characters

```
always @(posedge i_clk)
cover(tx_index == 30);
```

We'll need to simulate the rest



Simulation



Lesson Overview Design Goal On-chip RAM Block RAM Rules **Initializing Memory** Hex file Reset Overview Restarting Mem Address Serial Port Next Steps

Formal Verification Reset Assertions Cover Exercise!

Hardware Bonus

Conclusion

Our simulation script is nearly identical to Hello World

```
// ...
#include "Vmemtx.h"
// ...
        main(int argc, char **argv) {
int
        // ...
        TESTB<Vmemtx> *tb = new TESTB<Vmemtx>;
        tb -> opentrace("memtx.vcd");
        for(unsigned clocks=0;
                 clocks < 16*2000*baudclocks;</pre>
                  clocks++) {
                 tb->tick();
                 (*uart)(tb->m_core->o_uart_tx);
        } // ...
```



Exercise!



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Overview

Reset

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Hardware Bonus

Conclusion

As with all of our designs, let's:

- Formally Verify this design
- Make sure it works in simulation



Hardware Bonus



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file
Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

➢ Hardware Bonus

Conclusion

If you have hardware to work with,

- Build this design for your hardware!
 - Be sure to compare the resource usage to Hello World
- Examine the serial port output
 - Does your terminal require carriage returns?
- How hard would it be to change the message?
 - Pick another message to send
 - Perhaps the Sermon on the Mount from Matthew 5-7?
 - What changes would need to be made to your design to support a longer message?
 - What's the longest message your hardware will support?
 - ▶ Would Psalm 119 fit?



Conclusion



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

➤ Conclusion

What did we learn this lesson?

- The Rules of using Block RAM
- How to generate a hex file for initializing memory
- Two forms of synchronous reset logic
- How to formally verify . . .
 - A component that uses RAM
 - A synchronous reset

Now we just need to build a serial port receiver



Conclusion



Lesson Overview
Design Goal
On-chip RAM
Block RAM Rules
Initializing Memory
Hex file

Reset

Overview

Restarting

Mem Address

Serial Port

Next Steps

Formal Verification

Reset Assertions

Cover

Exercise!

Hardware Bonus

➤ Conclusion

What did we learn this lesson?

- The Rules of using Block RAM
- How to generate a hex file for initializing memory
- Two forms of synchronous reset logic
- How to formally verify . . .
 - A component that uses RAM
 - A synchronous reset

Now we just need to build a serial port receiver

That's next!