


F05 场景A：跨Task数据必须经DDR



规则示意；同核切换100、跨核前驱等待1000 cycles。