

Problem 1

Answer) $-0.8_{10} = \left(-\frac{8}{10}\right)_{10} = -[(8)_{10} \times (0.1)_{10}] = -[(1000)_2 \times (0.5)_{10} + (0.5)_{10}]$

$$= -[(1000)_2 \times \{(0.1)_2 + (0.1)_2\}]$$

$$= -[(1000)_2 \times (0.00011)_2]$$

$$\triangleq (-1)^4 [1.0 \times 2^3]$$

$$F_1 = 1.0 \times 2^3 = 1.0 \times 2^{130-127}$$

$$F_2 = (-1)^1 \times 1.10011 \times 2^{-4} = (-1)^1 \times 1.10011 \times 2^{123-127}$$

$$\Rightarrow F_3 = F_1 \times F_2 = (-1)^1 \times (1.0 \times 1.10011) \times 2^{(130-127+123)-127}$$

$$= (-1)^1 \times 1.10011 \times 2^{126-127}$$

\therefore IEEE 64-bit representation that consists of sign, ^{exponent} ~~magnitude~~ & significant is as follows:

$$s = 1$$

$$e = 1111\ 1110$$

$$f = 10011001100110011001100$$

Problem 2

Answer) $y = \lceil x \rceil$; $x = x_1 x_0 . x_{-1} x_{-2}$; $y = y_2 y_1 y_0$

x_1	x_0	x_{-1}	x_{-2}	y $\{y_2 y_1 y_0\}$	Error = $y - x$
0	0	0	0	000	+0
0	0	0	1	001	+3/4
0	0	1	0	001	+1/2
0	0	1	1	001	+1/4
0	1	0	0	001	+0
0	1	0	1	010	+3/4
0	1	1	0	010	+1/2
0	1	1	1	010	+1/4
1	0	0	0	010	+0
1	0	0	1	011	+3/4
1	0	1	0	011	+1/2

x_2	x_0	x_{-1}	x_{-2}	y {0.25, 0.5, 0.75}	Error = $y - x$
1	0	1	1	0.11	+1/4
1	1	0	0	0.11	+0
1	1	0	1	1.00	+3/4
1	1	1	0	1.00	+1/2
1	1	1	1	1.00	+1/4

\therefore , Maximal errors, $e_{max}^+ = +3/4$

$$\text{Bias} = \frac{1}{16} [4(+\frac{1}{4} + \frac{1}{2} + \frac{3}{4})] = \frac{3/2}{4} = +\frac{3}{8}$$

For y_0

x_1, x_0	x_2	00	01	11	10
00	0	1	1	1	1
01	1	0	0	0	0
11	1	0	0	0	0
10	0	1	1	1	1

$$\begin{aligned} y_0 &= \bar{x}_0 x_{-2} + \bar{x}_0 x_{-1} + x_0 \bar{x}_{-1} \bar{x}_{-2} \\ &= \bar{x}_0 (x_{-1} + x_{-2}) + x_0 (\bar{x}_{-1} \cdot \bar{x}_{-2}) \\ &= \bar{x}_0 (x_{-1} + x_{-2}) + x_0 (\overline{x_{-1} + x_{-2}}) \\ &= x_0 \oplus (\overline{x_{-1} + x_{-2}}) \end{aligned}$$

For y_1



x_1, x_0	x_2	00	01	11	10
00	0	0	0	0	0
01	0	1	1	1	1
11	1	0	0	0	0
10	1	1	1	1	1

$$\begin{aligned} y_1 &= x_1 \bar{x}_0 + x_1 (\bar{x}_1 \cdot \bar{x}_{-2}) + \bar{x}_1 x_0 x_{-2} + \bar{x}_1 x_0 x_{-1} \\ &= x_1 (\bar{x}_0 + \bar{x}_{-1} \bar{x}_{-2}) + \bar{x}_1 x_0 (x_{-2} + x_{-1}) \\ &= x_1 (\overline{x_0 \cdot (x_{-1} + x_{-2})}) + \bar{x}_1 (x_0 \cdot (x_{-2} + x_{-1})) \\ &= x_1 \oplus (x_0 \cdot (x_{-1} + x_{-2})) \end{aligned}$$

For y_2


x_1, x_0	x_2	00	01	11	10
00	0	0	0	0	0
01	0	0	0	0	0
11	0	1	1	1	1
10	0	1	1	1	1

$$y_2 = x_1 x_0 (x_{-1} + x_{-2})$$



Problem 3)


Answer) For the following configuration of the CLA and the two Full Adder's, the critical path delay will be minimal




$$\begin{aligned} \text{Critical path delay of 6-bit adder} &= T_{x/y \rightarrow \text{Carry}}^{\text{FA}} + T_{\text{Carry} \rightarrow \text{Carry}}^{\text{FA}} + T_{C_0 \rightarrow C_4}^{\text{CLA}} \\ &= 2\Delta_G + 2\Delta_G + 4\Delta_G \end{aligned}$$

$$\text{Minimal critical path delay} = \boxed{8\Delta_G}$$

Other configurations that are possible are



$$\begin{aligned} T_{\text{critical}} &= T_{x/y \rightarrow \text{Carry}}^{\text{FA}} + T_{C_0 \rightarrow C_4}^{\text{CLA}} + T_{\text{Carry} \rightarrow S_5}^{\text{FA}} \\ &= 2\Delta_G + 4\Delta_G + 3\Delta_G = 9\Delta_G \end{aligned}$$



$$\begin{aligned} T_{\text{critical}} &= T_{x/y \rightarrow C_4}^{\text{CLA}} + T_{\text{Carry} \rightarrow \text{Carry}}^{\text{FA}} + T_{\text{Carry} \rightarrow S}^{\text{FA}} \\ &= 4\Delta_G + 2\Delta_G + 3\Delta_G = 9\Delta_G \end{aligned}$$

∴ Minimal critical path delay = $8\Delta_G$ for config. ①

Problem 4) Designing the 26 bit carry-select adder

→ Let 26-bit carry select adder be divided into l groups of length k_1, k_2, \dots, k_l

→ $(l-1)2\Delta_g = 2k_l\Delta_g$ (For FA's for addition & assuming i/p's to MUX are available at exactly same time)

$k_l = l-1$ ^{Group} sizes are 1, 1, 2, 3, 4, ...

Also, ~~Q.1~~ $1 + \frac{l(l-1)}{2} \geq n \Rightarrow l(l-1) \geq 2n+1$ ($n=26$)

$$\Rightarrow l(l-1) \geq 53$$

$$\therefore, l = 8$$

And group size are, $k_1=1, k_2=1, k_3=2, k_4=3, k_5=4, k_6=5, k_7=6, k_8=4$

$\therefore, C_{\text{select}} = \text{50 FA's} + 1 \text{ HA}$

$$T_{\text{select}} = 2\Delta_g + 2 \times 7\Delta_g = 15\Delta_g$$

* Designing the 26-bit carry-skip adder

→ Let 26-bit adder be divided into k groups of equal sizes

$$\begin{aligned} T_{\text{carry}} &= (k-1)t_n + t_b + \left(\frac{n}{k} - 2\right)(t_s + t_b) + (k-1)t_n \\ &= \left(4k + \frac{2n}{k} - 7\right)\Delta_g \quad (t_n = 2\Delta_g, t_s = t_b = \Delta_g) \end{aligned}$$

$$\Rightarrow \frac{dT_{\text{carry}}}{dk} = 4 - \frac{2n}{k^2} = 0 \Rightarrow k = \sqrt{\frac{n}{2}} \Rightarrow k = \sqrt{\frac{26}{2}} = \sqrt{13}$$

$$\begin{aligned} T_{\text{opt}} &= \left(4\sqrt{13} + \frac{2(26)}{\sqrt{13}} - 7\right)\Delta_g = \left(\frac{52 + 52 - 7\sqrt{13}}{\sqrt{13}}\right)\Delta_g = \left(\frac{104 - 7\sqrt{13}}{\sqrt{13}}\right)\Delta_g \\ &= 21.8\Delta_g \end{aligned}$$

$$\therefore, C_{\text{skip}} = 26 \text{ FA's}$$


$$T_{\text{skip}} = 21.8\Delta_g$$

Hence, $C_{\text{select}} > C_{\text{skip}}$ & $T_{\text{skip}} > T_{\text{select}} \Rightarrow \underline{\underline{(B)}}$

Problem 5) $A = (a_3 a_2 a_1 a_0)$; $X = (x_3 x_2 x_1 x_0)$ then the seven product bits $P = (p_6 p_5 p_4 p_3 p_2 p_1 p_0)$ can be obtained as follows:

	a_3	a_2	a_1	a_0	
	x_3	x_2	x_1	x_0	
	<hr/>				
	$a_3 x_0$	$a_2 x_0$	$a_1 x_0$	$a_0 x_0$	
	$a_3 x_1$	$a_2 x_1$	$a_1 x_1$	$a_0 x_1$	
	$a_3 x_2$	$a_2 x_2$	$a_1 x_2$	$a_0 x_2$	
	$a_3 x_3$	$a_2 x_3$	$a_1 x_3$	$a_0 x_3$	
	<hr/>				
p_7	p_6	p_5	p_4	p_3	p_2
					p_1
					p_0

The block diagram for the design is as follows.



No. of FA's required = 8

No. of HA's required = 4

Time delay of multiplier = Time delay to generate partial products + Time delay for the ~~array multiplier~~ partial products addition

$$= 1 \Delta_G + (1 \Delta_G + 2 \Delta_G + 2 \Delta_G + 3 \Delta_G + 2 \Delta_G + 2 \Delta_G)$$

$$= 11 \Delta_G$$