



Design Space Exploration in the Physical-Design of an AI-Processor at 12nm using Relative-Placement Methodology


Mohit Sharma¹, Pavel Sinha², Doni Dattani², Mohammed Khalid¹

¹Department of Electrical and Computer Engineering, University of Windsor,
401 Sunset Avenue, Windsor, Ontario, N9B 3P4, Canada

²Aarish Technologies, 5735 Rue Parizeau, Brossard, Quebec, J4W 1H8, Canada



Background




- Macro cells are entities that represent certain design logic and can be viewed as black boxes. They are much larger in size as compared to a standard cell.
- Standard Cells (SC) are comparatively smaller in the circuit and have the same height. They need to be placed in specified rows when placing them.
- Macro-cell placement is the problem of placing a given macro cell circuit to optimize a certain design objective e.g., wirelength.
- A macro cell circuit contains a small number of macro cells and a larger number of standard cells.
- No overlap is allowed between any two cells.

Methodology


Relative Macro Placement

Macro-cell placement can be


With respect to another macro



With respect to core




Relative placement applicable in both the scenarios



Motivation

Challenge: Automated Memory Macro-Placement



- Commercially available physical design CAD tool for automated macro placement
 - Macro placement obtained is unoptimized.
 - It has large Area, Wirelength and Power.

Existing Approaches

Circuit	Flow	Wirelength		Congestion	Timing	
		WL	Norm.	GRC%	WNS%	TNS
c1 520k cells 32 macros	IndEDA	13.19	1.029	6.51	0.0	0
	HiDaP	13.40	1.046	7.83	0.3	0
	handFP	12.81	1.000	7.36	-0.2	0
c2 3.95M cells 100 macros	IndEDA	46.01	1.180	12.99	-44.5	-931
	HiDaP	40.72	1.045	13.00	-19.0	-329
	handFP	38.97	1.000	9.33	-11.2	-213
c3 3.78M cells 94 macros	IndEDA	44.83	1.175	10.09	-75.5	-553
	HiDaP	35.02	0.918	8.29	-17.5	-260
	handFP	38.16	1.000	9.15	-17.8	-317
c4 4.81M cells 122 macros	IndEDA	45.03	1.174	7.24	-54.4	-2167
	HiDaP	40.43	1.054	4.94	-31.2	-2686
	handFP	38.35	1.000	3.33	-22.8	-1736
c5 1.39M cells 133 macros	IndEDA	44.25	1.162	2.02	-30.8	-1940
	HiDaP	39.51	1.038	4.72	-25.1	-1149
	handFP	38.06	1.000	3.42	-39.8	-1017
c6 2.87M cells 90 macros	IndEDA	96.42	1.288	9.95	-70.0	-15341
	HiDaP	79.20	1.058	2.22	-37.0	-5051
	handFP	74.87	1.000	1.63	-27.3	-3688
c7 1.67M cells 108 macros	IndEDA	41.44	1.174	38.56	-34.9	-1060
	HiDaP	35.52	1.007	6.47	-29.9	-1059
	handFP	35.29	1.000	4.61	-20.4	-774
C8 2.20M cells 37 macros	IndEDA	24.85	0.987	1.02	-3.4	-44
	HiDaP	23.75	0.944	1.37	0.0	0
	handFP	25.17	1.000	0.93	-3.9	-24


- Current research affirms that automatic macro placement doesn't achieve the most optimized metrics.
- Table on right shows results from a research on an automated macro-placement tool called Hierarchical Dataflow Placement (HiDaP) [2] and compares the placement metrics achieved for eight circuits with Industrial EDA tool (IndEDA) and hand-crafted Floorplan (handFP)
- Hand-crafted Floorplan gave the best placement metrics, among the three methods utilized, for the greatest number of circuits out of the eight placed as highlighted in green.

Designs	Std. Cell count	Macro count
swerv_wrapper	78K	28
ariane	114K	37
simd	207K	46
coyote	208K	15
bp_single	323K	49
ca53	445K	25

- Another research titled RTL-MP [3] presents improved results but it only considers designs with small number of macro cells. Table on the left sourced from [3] shows the macro cell count for the designs used for the research. The maximum macro-cell count used was about 50.

Macro Placement Rules

Configuration	Area (µm²)	X dimension (µm)	Y dimension (µm)	Type	Value	Unit	Type	Value	Unit	Type	Value	Unit	Type	Value	Unit	Type	Value	Unit
1	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
2	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
3	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
4	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
5	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
6	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
7	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
8	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
9	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
10	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
11	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
12	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
13	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
14	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
15	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj
16	10000.000	10000.000	10000.000	Read VDD	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj	Clock	10000.000	fj





Back-to-Back facing memory macros

- Memory-macros were placed back-to-back with their non-pin facing sides touching each other.
- This ensured that standard-cells were placed close to the pin side of the memory macros. This also helped improve utilization.

Communicating CC memories


- Communicating memories placed close to each other to minimize wirelength.
- Figure on right shows memory macros that communicate with each other more often placed close to each other. PFU's are highlighted in four colors: Red, Green, Blue and Orange. CC memories are distinguished by pattern: Solid, Striped, Dotted, Crossed.



Closed C/L – shaped CC memories

- Core compute memories were placed in closed C-shape or L-shape
- Ensured that standard cell logic clouds were in spaces enclosed by corresponding CC memory macros.
- Helped reduce wirelength and improve timing.

Clouds of logic (colored area in black ovals) contained within L and C-shaped core compute memories. These shapes enable logic clouds without any split which in turn reduces wirelength.



Space for placement blockages and endcap cells as well as power lines.


- Macros were separated by space enough for placement blockages and endcap cells.
- Pin facing sides of macros had enough space for two stripes of VDD and VSS each.

Experiments: Design Space Exploration


The script developed based on the Relative Placement methodology improved the turn-around time for the task of placement from multiple weeks for a subset of the design to 3-4 days for the complete design provided by our industry partner [6]. Optimized placement for the DSE was achieved in a span of two months.

Date	Area (µm²)	Wirelength (µm)	Timing (ns)	Power (mW)	Utilization (%)	Wirelength (%)
Jan28	-0.0195	-0.821	40495152.7825	5.29	12119489.92	13.21
Mar07	-0.0292	-2.91	38248239.541	21.73	19172197.43	14.12
Mar22	-0.0017	-0.021	2313884.3459	28.3	13320276.559	9.81
Mar29	-0.0795	-32.85	25093515.875	42.61	13343706.947	9.88
Mar30	-0.0292	-4.524	25021951.3815	42.24	13336692.912	9.83
Apr12	-0.0397	-3.869	124719998.668	28.34	13321362.316	9.81
Apr24	0	0	24528765.5815	30.47	12799160.945	9.58
Apr29	-0.0053	-0.012	2173062.7294	44.68	12684283.005	9.36
May09	-0.0342	-1.664	24947154.1555	36.24	12694292.735	9.44
May12	-0.0058	-0.046	24999508.6435	36	12690507.219	9.42
May23	0	-0.007	24961617.4645	36.08	12692164.904	9.42
May23(2)	-0.0097	-0.099	24753100.7265	36.16	12694022.397	9.43
May24	-0.0037	-0.016	24955898.3125	36.04	12693367.826	9.44
May26	-1.0586	-2.03	24941036.264	37.52	12701398.303	9.46
May26(2)	-0.0352	-1.071	24777624.0835	37.23	12694983.852	9.44
May28	-0.0023	-0.008	24771465.723	37.15	12693312.669	9.44

Comparison of Total Power, Area, Utilization and Wirelength as percentage of maximum for each



Design Space Exploration Results



Conclusion and Future Work

- DSE using relative placement methodology led to a 25% area improvement. The methodology eased the process of macro placement and made placement iterations faster.
- Manual placement is a viable alternative to automated macro-placement until automated macro-placement research advances enough to give reliable placements for large number of macros.
- As a future task, the proposed relative placement script can be automatically generated by the tool based on GUI (Graphical User Interface) macro placements done by the user.
- Also, an RTL-Aware Dataflow-Driven Macro Placement tool that can achieve the physical placement of macros in an automated manner.

References

- I. L. Markov, J. Hu and M. -C. Kim, "Progress and Challenges in VLSI Placement Research," in Proceedings of the IEEE, vol. 103, no. 11, pp. 1985-2003, Nov. 2015, doi: 10.1109/JPROC.2015.2478963.
- A. Vidal-Obiols, J. Cortadella, J. Petit, M. Galceran-Oms and F. Martorell, "RTL-Aware Dataflow-Driven Macro Placement," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019, pp. 186-191, doi: 10.23919/DATE.2019.8714812.
- A. B. Kahng, R. Varadarajan, and Z. Wang, 'RTL-MP: Toward Practical, Human-Quality Chip Planning and Macro Placement', in Proceedings of the 2022 International Symposium on Physical Design, Virtual Event, Canada, 2022, pp. 3–11.
- Ghimire, D.; Kil, D.; Kim, S.-h. A Survey on Efficient Convolutional Neural Networks and Hardware Acceleration. Electronics 2022, 11, 945. <https://doi.org/10.3390/electronics11060945>
- A. Reuther, P. Michaleas, M. Jones, V. Gadepally, S. Samsi, and J. Kepner, "Survey of Machine Learning Accelerators," 2020 IEEE High Performance Extreme Computing Conference (HPEC), 2020, pp. 1-12, doi: 10.1109/HPEC43674.2020.9286149.
- Configurable Processor for implementing convolution neural networks, by P. Sinha (2021, Jan 28) Patent PCT/IB2020/000609 [Online]. Available: <https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2021014215>