


Design Space Exploration in the Physical-Design of an Al-Processor at 12nm using Relative-Placement Methodology

Mohit Sharma¹, Pavel Sinha², Doni Dattani², Mohammed Khalid¹


¹Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, N9B 3P4, Canada ²Aarish Technologies, 5735 Rue Parizeau, Brossard, Quebec, J4W 1H8, Canada



Background




- Macro cells are entities that represent certain design logic and can be viewed as black boxes. They are much larger in size as compared to a standard cell.
- Standard Cells (SC) are comparatively smaller in the circuit and have the same height. They need to be placed in specified rows when placing them.




- Macro-cell placement is the problem of placing a given macro cell circuit to optimize a certain design objective e.g., wirelength.
- A macro cell circuit contains a small number of macro cells and a larger number of standard cells.
- No overlap is allowed between any two

Methodology Relative Macro Placement



Relative placement applicable in both the scenarios



Motivation

Challenge: Automated Memory Macro-Placement

Existing Approaches

32 macros | **handFP** | **12.81** | 1.000

3.95M cells | HiDaP | 40.72 | 1.045

3.78M cells | HiDaP | 35.02 | 0.918

94 macros | **handFP** | 38.16 | 1.000

1.39M cells | HiDaP | 39.51 | 1.038

2.87M cells | HiDaP | 79.20 | 1.058

90 macros | **handFP** | **74.87** | 1.000

1.67M cells | HiDaP | 35.52 | 1.007

2.20M cells | HiDaP | 23.75 | 0.944

100 macros | handFP 38.97

Circuit

520k cells

4.81M cells

122 macros | handFP

133 macros | handFP

108 macros | handFP

37 macros | handFP

37

46

15

49

25

C8

Std. Cell count | Macro count

78K

114K

207K

208K

323K

445K

Wirelength

IndEDA | 13.19 | 1.029

HiDaP | 13.40 | 1.046

IndEDA | 46.01 | 1.180

IndEDA | 44.83 | 1.175

IndEDA | 45.03 | 1.174

HiDaP | 40.43 | 1.054

IndEDA | 44.25 | 1.162

IndEDA | 96.42 | 1.288

IndEDA | 41.44 | 1.174

WL Norm.


1.000

1.000

1.000

1.000

7 1.000



Current research

macro placement

most optimized

metrics.

doesn't achieve the

Table on right shows

on an automated

called Hierarchical

(HiDaP) [2] and

compares the

(handFP)

in green.

Designs

swerv_wrapper

ariane

simd

coyote

bp_single

ca53

gave the best

Dataflow Placement

placement metrics

achieved for eight

circuits with Industrial

EDA tool (IndEDA) and

hand-crafted Floorplan

Hand-crafted Floorplan

placement metrics,

methods utilized, for

the greatest number of

circuits out of the eight

placed as highlighted

among the three

results from a research

macro-placement tool

affirms that automatic

- Commercially available physical design CAD tool for automated macro placement
 - Macro placement obtained is unoptimized.
 - It has large Area, Wirelength and Power.

Congestion

GRC%

6.51

7.83

7.36

12.99

13.00

9.33

10.09

8.29

9.15

7.24

4.94

3.33

2.02

3.42

9.95

1.63

38.56

6.47

4.61

1.02

1.37

Timing

-931

-329

-213

-553

-260

-317

-2167

-2686

-1736

-1940

-1149

-5051

-1060

-1059

-774

-44

-70.0 | -15341

WNS% TNS

0.0

0.3

-44.5

-19.0

-11.2

-75.5

-17.5

-17.8

-54.4

-31.2

-22.8

-30.8

-25.1

-39.8

-37.0

-27.3

-34.9

-29.9


-20.4

-3.4

0.0

Macro Placement Rules

4	A	В	С	D	Е	F	G	Н	1	J	K	L	М	N	0	Р	
1						Corn	er: TT_0F	2800V_02	300V_025C			Corner: SSPG_0P7			720V_125C		
2	Configuration	Area(μm²)	X dimension(μm)	Y dimension(μm)	Clock power			Cycle time			Clock power			Cycle time			
3					Туре	Value	Unit	Type	Value	Unit	Type	Value	Unit		Value		
4	C1	C2 _{→1}	C3 ×	C4 ×	C5 ▼	C6 ▼	C7 ▼	C8 ▼	C9 ▼	C10 🔻	C11 ▼	C12 ▼	C13 ▼	C14 ▼	C15 🔻	C16 ×	
5	IN12LP_S1DB_W13312B016M16S4_H	20263.838	173.468	116.816	Read VDD	4762.53	fJ	Clock	594	ps	Read VDD	3513.32	fJ	Clock	791	ps	
6	IN12LP_SPDB_W13312B016M16S4_H	20463.126	175.174	116.816	R/W VDD	317.461	fJ	Clock	926	ps	R/W VDD	214.422	fJ	Clock	1241	ps	
7	IN12LP_S1DB_W13312B016M08S8_H	22918.203	338.706	67.664	Read VDD	4796.27	fJ	Clock	527	ps	Read VDD	369 <mark>9.94</mark>	fJ	Clock	718	ps	
8	IN12LP_SPDB_W13312B016M08S8_H	23033.638	340.412	67.664	R/W VDD	10014.2	fJ	Clock	847	ps	R/W VDD	7703.1	fJ	Clock	1152	ps	
9	IN12LP_S1DB_W13312B016M16S8_H	23052.469	197.34	116.816	Read VDD	4978.95	fJ	Clock	532	ps	Read VDD	3721.33	fJ	Clock	703	ps	
10	IN12LP_SPDB_W13312B016M16S8_H	23251.758	199.046	116.816	R/W VDD	324.191	fJ	Clock	829	ps	R/W VDD	220.789	fJ	Clock	1108	ps	
11	IN12LP_S1PB_W13312B016M16S4_H	24427.437	171.118	142.752	Read VDD	4931.37	fJ	Clock	436	ps	Read VDD	3645.51	fJ	Clock	590	ps	
12	IN12LP_SPPB_W13312B016M16S4_H	24538.783	171.898	142.752	R/W VDD	9416.69	fJ	Clock	719	ps	R/W VDD	7014.96	fJ	Clock	956	ps	
13	IN12LP_S1PB_W13312B016M08S8_H	27222.688	334.793	81.312	Read VDD	4771.91	fJ	Clock	489	ps	Read VDD	3683.84	fJ	Clock	678	ps	
14	IN12LP_SPPB_W13312B016M08S8_H	27286.112	335.573	81.312	R/W VDD	9639.99	fJ	Clock	646	ps	R/W VDD	7409.38	fJ	Clock	865	ps	
15	IN12LP_S1PB_W13312B016M16S8_H	27612.519	193.43	142.752	Read VDD	4903.21	fJ	Clock	395	ps	Read VDD	3678.97	fJ	Clock	532	ps	
16	IN12LP_SPPB_W13312B016M16S8_H	27723.866	194.21	142.752	R/W VDD	9480.91	fJ	Clock	622	ps	R/W VDD	7094.34	fJ	Clock	826	ps	
			1						'					1			
		~	~														
	Arrows sho		<u> </u>														




Back-to-Back facing memory macros

- Memory-macros were placed back-toback with their non-pin facing sides touching each other.
- This ensured that standard-cells were placed close to the pin side of the memory macros. This also helped improve utilization.

Communicating CC memories


- to each other to minimize wirelength.
- Figure on right shows memory macros that communicate with each other more often placed close to each other. PFU's are highlighted in four colors: Red, Green, Blue and Orange. CC memories are distinguished by pattern: Solid, Striped, Dotted, Crossed.



Closed C/L – shaped CC memories

- Core compute memories were placed in closed C-shape or L shape
- Ensured that standard cell logic clouds were in spaces enclosed by corresponding CC memory macros.
- Helped reduce wirelength and improve timing.





Another research titled RTL-MP [3] presents improved results but it only considers designs with small number of macro cells. Table on the left sourced from [3] shows the macro cell count for the designs used for the

research. The maximum macro-cell

count used was about 50.

Pin facing sides of macros had enough space for two stripes of VDD and VSS each.

Macros were separated by space enough for placement blockages and endcap


improved the turnaround time for the task of placement from multiple weeks for a subset of the design to 3-4 days for the complete design provided by our industry partner [6]. Optimized placement for the DSE was achieved in a span of two months.

The script developed

based on the Relative

Placement methodology

Figure presents the comparison of Total Power, Area, Utilization, and Wirelength as a percentage of the maximum value of each metric.



Design Space Exploration Results



Conclusion and Future Work

- DSE using relative placement methodology led to a 25% area improvement. The methodology eased the process of macro placement and made placement iterations faster.
- Manual placement is a viable alternative to automated macro-placement until automated macro-placement research advances enough to give reliable placements for large number of macros.
- As a future task, the proposed relative placement script can be automatically generated by the tool based on GUI (Graphical User Interface) macro placements done by the user.
- Also, an RTL-Aware Dataflow-Driven Macro Placement tool that can achieve the physical placement of macros in an automated manner.

References

- [1] I. L. Markov, J. Hu and M. -C. Kim, "Progress and Challenges in VLSI Placement Research," in Proceedings of the IEEE, vol. 103, no. 11, pp. 1985-2003, Nov. 2015, doi: 10.1109/JPROC.2015.2478963.
- [2] A. Vidal-Obiols, J. Cortadella, J. Petit, M. Galceran-Oms and F. Martorell, "RTL-Aware Dataflow-Driven Macro Placement," 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019, pp. 186-191, doi: 10.23919/DATE.2019.8714812.
- [3] A. B. Kahng, R. Varadarajan, and Z. Wang, 'RTL-MP: Toward Practical, Human-Quality Chip Planning and Macro Placement', in Proceedings of the 2022 International Symposium on Physical Design, Virtual Event, Canada, 2022, pp. 3–11. [4] Ghimire, D.; Kil, D.; Kim, S.-h. A Survey on Efficient Convolutional Neural Networks and Hardware Acceleration. Electronics 2022, 11, 945. https://doi.org/10.3390/electronics11060945
- [5] A. Reuther, P. Michaleas, M. Jones, V. Gadepally, S. Samsi, and J. Kepner, "Survey of Machine Learning Conference (HPEC), 2020, pp. 1-12, doi: 10.1109/HPEC43674.2020.9286149.
- [6] Configurable Processor for implementing convolution neural networks, by P. Sinha (2021, Jan 28) Patent PCT/IB2020/000609 [Online]. Available: https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2021014215

Experiments: Design Space Exploration