

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply Voltage Range:
 3.6 V Down to 1.8 V
- Ultralow Power Consumption
 - Active Mode (AM):
 All System Clocks Active
 230 μA/MHz at 8 MHz, 3.0 V, Flash Program
 Execution (Typical)
 110 μA/MHz at 8 MHz, 3.0 V, RAM Program
 Execution (Typical)
 - Standby Mode (LPM3):
 Real-Time Clock With Crystal , Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.7 μA at 2.2 V, 2.1 μA at 3.0 V (Typical)
 Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.2 μA at 3.0 V (Typical)
 - Off Mode (LPM4):
 Full RAM Retention, Supply Supervisor
 Operational, Fast Wake-Up:
 1.2 μA at 3.0 V (Typical)
 - Shutdown Mode (LPM4.5):
 0.1 μA at 3.0 V (Typical)
- Wake-Up From Standby Mode in 3.5 μs (Typical)
- 16-Bit RISC Architecture
 - Extended Memory
 - Up to 25-MHz System Clock
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power/Low-Frequency Internal Clock Source (VLO)

- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Crystals
- High-Frequency Crystals up to 32 MHz
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Up to Four Universal Serial Communication Interfaces
 - USCI_A0, USCI_A1, USCI_A2, and USCI_A3
 Each Supporting
 - Enhanced UART supporting Auto-Baudrate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI_B0, USCI_B1, USCI_B2, and USCI_B3
 Each Supporting
 - $-I^2C^{TM}$
 - Synchronous SPI
- 12-Bit Analog-to-Digital (A/D) Converter
 - Internal Reference
 - Sample-and-Hold
 - Autoscan Feature
 - 14 External Channels, 2 Internal Channels
- Hardware Multiplier Supporting 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- Three Channel Internal DMA
- Basic Timer With Real-Time Clock Feature
- Family Members are Summarized in Table 1
- For Complete Module Descriptions, See the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



DESCRIPTION

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in 3.5 µs (typical).

The MSP430F543xA and MSP430F541xA series are microcontroller configurations with three 16-bit timers, a high performance 12-bit analog-to-digital (A/D) converter, up to four universal serial communication interfaces (USCI), hardware multiplier, DMA, real-time clock module with alarm capabilities, and up to 87 I/O pins.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, and hand-held meters.

Family members available are summarized in Table 1.

Table 1. Family Members

| | | | | | US | USCI | | | |
|--------------|---------------|--------------|------------------------|------------------------|----------------------------------|-------------------------------------|-----------------|-----|--------------------|
| Device | Flash (KB) | SRAM (KB) | Timer_A ⁽¹⁾ | Timer_B ⁽²⁾ | Channel A: UART, IrDA, SPI | Channel B: SPI, I ² C | ADC12_A (Ch) | I/O | Package Type |
| MSP430F5438A | 256 | 16 | 5, 3 | 7 | 4 | 4 | 14 ext, 2 int | 87 | 100 PZ, 113 ZQW |
| MSP430F5437A | 256 | 16 | 5, 3 | 7 | 2 | 2 | 14 ext, 2 int | 67 | 80 PN |
| MSP430F5436A | 192 | 16 | 5, 3 | 7 | 4 | 4 | 14 ext, 2 int | 87 | 100 PZ, 113 ZQW |
| MSP430F5435A | 192 | 16 | 5, 3 | 7 | 2 | 2 | 14 ext, 2 int | 67 | 80 PN |
| MSP430F5419A | 128 | 16 | 5, 3 | 7 | 4 | 4 | 14 ext, 2 int | 87 | 100 PZ, 113 ZQW |
| MSP430F5418A | 128 | 16 | 5, 3 | 7 | 2 | 2 | 14 ext, 2 int | 67 | 80 PN |

⁽¹⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

Table 2. Ordering Information⁽¹⁾

| | PACKAGED DEVICES ⁽²⁾ | | | | | | | | | |
|----------------|---------------------------------|-----------------------------|-------------------------------|--|--|--|--|--|--|--|
| T _A | PLASTIC 100-PIN LQFP (PZ) | PLASTIC 80-PIN LQFP (PN) | PLASTIC 113-BALL BGA (ZQW) | | | | | | | |
| | MSP430F5438AIPZ | MSP430F5437AIPN | MSP430F5438AIZQW | | | | | | | |
| -40°C to 85°C | MSP430F5436AIPZ | MSP430F5435AIPN | MSP430F5436AIZQW | | | | | | | |
| | MSP430F5419AIPZ | MSP430F5418AIPN | MSP430F5419AIZQW | | | | | | | |


⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Pin Designation, MSP430F5438AIPZ, MSP430F5436AIPZ, MSP430F5419AIPZ





Pin Designation, MSP430F5437AIPN, MSP430F5435AIPN, MSP430F5418AIPN






Pin Designation, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW

ZQW PACKAGE (TOP VIEW)

| Г | P6.4 | P6.2 | RST | PJ.1 | P5.3 | P5.2 | P11.2 | P11.0 | P10.6 | P10.4 | P10.1 | P9.7 |
|---|---------|-------|------|------|------|-------|-------|-------|-------|-------|-------|-------|
| | (A1) | (A2) | (A3) | (A4) | (A5) | (A6) | (A7) | (A8) | (A9) | (A10) | (A11) | (A12) |
| | P6.6 | P6.3 | P6.1 | PJ.3 | PJ.0 | DVSS4 | DVCC4 | P10.7 | P10.5 | P10.3 | P9.6 | P9.5 |
| | (B1) | (B2) | (B3) | (B4) | (B5) | (B6) | (B7) | (B8) | (B9) | (B10) | (B11) | (B12) |
| | P7.5 | P6.7 | _ | | | | | | | | P9.4 | P9.2 |
| | (C1) | (C2) | (C3) | | | | | | | | (C11) | (C12) |
| | P5.0 | P7.6 | | P6.0 | PJ.2 | TEST | P11.1 | P10.2 | P10.0 | | P9.0 | P8.7 |
| | (D1) | (D2) | | (D4) | (D5) | (D6) | (D7) | (D8) | (D9) | | (D11) | (D12) |
| | P5.1 | AVCC | | P6.5 | _ | _ | _ | _ | P9.3 | | P8.6 | DVCC2 |
| | (E1) | (E2) | | (E4) | (E5) | (E6) | (E7) | (E8) | (E9) | | (E11) | (E12) |
| | P7.0 | AVSS | | P7.4 | _ | | | _ | P9.1 | | P8.5 | DVSS2 |
| | (F1) | (F2) | | (F4) | (F5) | | | (F8) | (F9) | | (F11) | (F12) |
| | P7.1 | DVSS1 | | P7.7 | _ | | | _ | P8.3 | | P8.4 | VCORE |
| | (G1) | (G2) | | (G4) | (G5) | | | (G8) | (G9) | | (G11) | (G12) |
| | P1.0 | DVCC1 | | P1.1 | _ | _ | . ~ | _ | P8.0 | | P8.1 | P8.2 |
| | (H1) | (H2) | | (H4) | (H5) | (H6) | (H7) | (H8) | (H9) | | (H11) | (H12) |
| | P1.3 | P1.4 | | P1.2 | P2.7 | P3.2 | P3.5 | P4.0 | P5.5 | | P7.2 | P7.3 |
| | (J_1) | (J2) | | (J4) | (J5) | (16) | (J7) | (18) | (19) | | (J11) | (J12) |
| | P1.5 | P1.6 | | | | | | | | | P5.6 | P5.7 |
| | (K1) | (K2) | | | | | | | | | (K11) | (K12) |
| | P1.7 | P2.1 | P2.3 | P2.5 | P3.0 | P3.3 | P3.4 | P3.7 | P4.2 | P4.3 | P4.5 | P5.4 |
| | (L1) | (L2) | (F3) | (L4) | (L5) | (L6) | (L7) | (F8) | (F8) | (L10) | (L11) | (L12) |
| 1 | P2.0 | P2.2 | P2.4 | P2.6 | P3.1 | | DVCC3 | P3.6 | P4.1 | P4.4 | P4.6 | P4.7 |
| | (M1) | (M2) | (M3) | (M4) | (M5) | (M6) | (M7) | (M8) | (M9) | (M10) | (M11) | (M12) |



Functional Block Diagram MSP430F5438AIPZ, MSP430F5419AIPZ, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW



Functional Block Diagram MSP430F5437AIPN, MSP430F5418AIPN






Table 3. Terminal Functions

| TERMINAL | | | | | . Terminal Functions |
|----------------------|----|--------------------|-------------|-----|--|
| | | I/O ⁽¹⁾ | DESCRIPTION | | |
| NAME | PZ | PN | ZQW | | DEGGINI NON |
| P6.4/A4 | 1 | 1 | A1 | I/O | General-purpose digital I/O Analog input A4 – ADC |
| P6.5/A5 | 2 | 2 | E4 | I/O | General-purpose digital I/O Analog input A5 – ADC |
| P6.6/A6 | 3 | 3 | B1 | I/O | General-purpose digital I/O Analog input A6 – ADC |
| P6.7/A7 | 4 | 4 | C2 | I/O | General-purpose digital I/O Analog input A7 – ADC |
| P7.4/A12 | 5 | 5 | F4 | I/O | General-purpose digital I/O Analog input A12 –ADC |
| P7.5/A13 | 6 | 6 | C1 | I/O | General-purpose digital I/O Analog input A13 – ADC |
| P7.6/A14 | 7 | 7 | D2 | I/O | General-purpose digital I/O Analog input A14 – ADC |
| P7.7/A15 | 8 | 8 | G4 | I/O | General-purpose digital I/O Analog input A15 – ADC |
| P5.0/A8/VREF+/VeREF+ | 9 | 9 | D1 | I/O | General-purpose digital I/O Analog input A8 – ADC Output of reference voltage to the ADC Input for an external reference voltage to the ADC |
| P5.1/A9/VREF-/VeREF- | 10 | 10 | E1 | I/O | General-purpose digital I/O Analog input A9 – ADC Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage |
| AVCC | 11 | 11 | E2 | | Analog power supply |
| AVSS | 12 | 12 | F2 | | Analog ground supply |
| P7.0/XIN | 13 | 13 | F1 | I/O | General-purpose digital I/O Input terminal for crystal oscillator XT1 |
| P7.1/XOUT | 14 | 14 | G1 | I/O | General-purpose digital I/O Output terminal of crystal oscillator XT1 |
| DVSS1 | 15 | 15 | G2 | | Digital ground supply |
| DVCC1 | 16 | 16 | H2 | | Digital power supply |
| P1.0/TA0CLK/ACLK | 17 | 17 | H1 | I/O | General-purpose digital I/O with port interrupt TA0 clock signal TACLK input ACLK output (divided by 1, 2, 4, 8, 16, or 32) |
| P1.1/TA0.0 | 18 | 18 | H4 | I/O | General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCI0A input, compare: Out0 output BSL transmit output |
| P1.2/TA0.1 | 19 | 19 | J4 | I/O | General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCl1A input, compare: Out1 output BSL receive input |
| P1.3/TA0.2 | 20 | 20 | J1 | I/O | General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCI2A input, compare: Out2 output |
| P1.4/TA0.3 | 21 | 21 | J2 | I/O | General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCl3A input compare: Out3 output |
| P1.5/TA0.4 | 22 | 22 | K1 | I/O | General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCI4A input, compare: Out4 output |
| P1.6/SMCLK | 23 | 23 | K2 | I/O | General-purpose digital I/O with port interrupt SMCLK output |
| P1.7 | 24 | 24 | L1 | I/O | General-purpose digital I/O with port interrupt |
| P2.0/TA1CLK/MCLK | 25 | 25 | M1 | I/O | General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input MCLK output |



| TERMINAL | | | , | | |
|-----------------------|----|--------------------|-------------|-----|--|
| NO. | | I/O ⁽¹⁾ | DESCRIPTION | | |
| NAME | PZ | PN | ZQW | | |
| P2.1/TA1.0 | 26 | 26 | L2 | I/O | General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCl0A input, compare: Out0 output |
| P2.2/TA1.1 | 27 | 27 | M2 | I/O | General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCl1A input, compare: Out1 output |
| P2.3/TA1.2 | 28 | 28 | L3 | I/O | General-purpose digital I/O with port interrupt TA1 CCR2 capture: CCl2A input, compare: Out2 output |
| P2.4/RTCCLK | 29 | 29 | М3 | I/O | General-purpose digital I/O with port interrupt RTCCLK output |
| P2.5 | 30 | 32 | L4 | I/O | General-purpose digital I/O with port interrupt |
| P2.6/ACLK | 31 | 33 | M4 | I/O | General-purpose digital I/O with port interrupt ACLK output (divided by 1, 2, 4, 8, 16, or 32) |
| P2.7/ADC12CLK/DMAE0 | 32 | 34 | J5 | I/O | General-purpose digital I/O with port interrupt Conversion clock output ADC DMA external trigger input |
| P3.0/UCB0STE/UCA0CLK | 33 | 35 | L5 | I/O | General-purpose digital I/O Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode |
| P3.1/UCB0SIMO/UCB0SDA | 34 | 36 | M5 | I/O | General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode |
| P3.2/UCB0SOMI/UCB0SCL | 35 | 37 | J6 | I/O | General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode |
| P3.3/UCB0CLK/UCA0STE | 36 | 38 | L6 | I/O | General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode |
| DVSS3 | 37 | 30 | M6 | | Digital ground supply |
| DVCC3 | 38 | 31 | M7 | | Digital power supply |
| P3.4/UCA0TXD/UCA0SIMO | 39 | 39 | L7 | I/O | General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode |
| P3.5/UCA0RXD/UCA0SOMI | 40 | 40 | J7 | I/O | General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode |
| P3.6/UCB1STE/UCA1CLK | 41 | 41 | M8 | I/O | General-purpose digital I/O Slave transmit enable – USCI_B1 SPI mode Clock signal input – USCI_A1 SPI slave mode Clock signal output – USCI_A1 SPI master mode |
| P3.7/UCB1SIMO/UCB1SDA | 42 | 42 | L8 | I/O | General-purpose digital I/O Slave in, master out – USCI_B1 SPI mode I2C data – USCI_B1 I2C mode |
| P4.0/TB0.0 | 43 | 43 | J8 | I/O | General-purpose digital I/O TB0 capture CCR0: CCI0A/CCI0B input, compare: Out0 output |
| P4.1/TB0.1 | 44 | 44 | M9 | I/O | General-purpose digital I/O TB0 capture CCR1: CCI1A/CCI1B input, compare: Out1 output |
| P4.2/TB0.2 | 45 | 45 | L9 | I/O | General-purpose digital I/O TB0 capture CCR2: CCI2A/CCI2B input, compare: Out2 output |
| P4.3/TB0.3 | 46 | 46 | L10 | I/O | General-purpose digital I/O TB0 capture CCR3: CCI3A/CCI3B input, compare: Out3 output |
| P4.4/TB0.4 | 47 | 47 | M10 | I/O | General-purpose digital I/O TB0 capture CCR4: CCI4A/CCI4B input, compare: Out4 output |
| P4.5/TB0.5 | 48 | 48 | L11 | I/O | General-purpose digital I/O TB0 capture CCR5: CCI5A/CCI5B input, compare: Out5 output |



| TERMINAL | | | | | | |
|-----------------------|-----|-----|-----|--------------------|--|--|
| NAME | NO. | | | I/O ⁽¹⁾ | DESCRIPTION | |
| NAME | PZ | PN | ZQW | | | |
| P4.6/TB0.6 | 49 | 52 | M11 | I/O | General-purpose digital I/O TB0 capture CCR6: CCI6A/CCI6B input, compare: Out6 output | |
| P4.7/TB0CLK/SMCLK | 50 | 53 | M12 | I/O | General-purpose digital I/O TB0 clock input SMCLK output | |
| P5.4/UCB1SOMI/UCB1SCL | 51 | 54 | L12 | I/O | General-purpose digital I/O Slave out, master in – USCI_B1 SPI mode I2C clock – USCI_B1 I2C mode | |
| P5.5/UCB1CLK/UCA1STE | 52 | 55 | J9 | I/O | General-purpose digital I/O Clock signal input – USCI_B1 SPI slave mode Clock signal output – USCI_B1 SPI master mode Slave transmit enable – USCI_A1 SPI mode | |
| P5.6/UCA1TXD/UCA1SIMO | 53 | 56 | K11 | I/O | General-purpose digital I/O Transmit data – USCI_A1 UART mode Slave in, master out – USCI_A1 SPI mode | |
| P5.7/UCA1RXD/UCA1SOMI | 54 | 57 | K12 | I/O | General-purpose digital I/O Receive data – USCI_A1 UART mode Slave out, master in – USCI_A1 SPI mode | |
| P7.2/TB0OUTH/SVMOUT | 55 | 58 | J11 | I/O | General-purpose digital I/O Switch all PWM outputs high impedance – Timer TB0 SVM output | |
| P7.3/TA1.2 | 56 | 59 | J12 | I/O | General-purpose digital I/O TA1 CCR2 capture: CCl2B input, compare: Out2 output | |
| P8.0/TA0.0 | 57 | 60 | Н9 | I/O | General-purpose digital I/O TA0 CCR0 capture: CCl0B input, compare: Out0 output | |
| P8.1/TA0.1 | 58 | 61 | H11 | I/O | General-purpose digital I/O TA0 CCR1 capture: CCl1B input, compare: Out1 output | |
| P8.2/TA0.2 | 59 | 62 | H12 | I/O | General-purpose digital I/O TA0 CCR2 capture: CCl2B input, compare: Out2 output | |
| P8.3/TA0.3 | 60 | 63 | G9 | I/O | General-purpose digital I/O TA0 CCR3 capture: CCl3B input, compare: Out3 output | |
| P8.4/TA0.4 | 61 | 64 | G11 | I/O | General-purpose digital I/O TA0 CCR4 capture: CCI4B input, compare: Out4 output | |
| VCORE (2) | 62 | 49 | G12 | | Regulated core power supply output (internal use only, no external current loading) | |
| DVSS2 | 63 | 50 | F12 | | Digital ground supply | |
| DVCC2 | 64 | 51 | E12 | | Digital power supply | |
| P8.5/TA1.0 | 65 | 65 | F11 | I/O | General-purpose digital I/O TA1 CCR0 capture: CCl0B input, compare: Out0 output | |
| P8.6/TA1.1 | 66 | 66 | E11 | I/O | General-purpose digital I/O TA1 CCR1 capture: CCl1B input, compare: Out1 output | |
| P8.7 | 67 | N/A | D12 | I/O | General-purpose digital I/O | |
| P9.0/UCB2STE/UCA2CLK | 68 | N/A | D11 | I/O | General-purpose digital I/O Slave transmit enable – USCI_B2 SPI mode Clock signal input – USCI_A2 SPI slave mode Clock signal output – USCI_A2 SPI master mode | |
| P9.1/UCB2SIMO/UCB2SDA | 69 | N/A | F9 | I/O | General-purpose digital I/O Slave in, master out – USCI_B2 SPI mode I2C data – USCI_B2 I2C mode | |
| P9.2/UCB2SOMI/UCB2SCL | 70 | N/A | C12 | I/O | General-purpose digital I/O Slave out, master in – USCI_B2 SPI mode I2C clock – USCI_B2 I2C mode | |

⁽²⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



| TERMINAL | | | | | , |
|------------------------------|----|--------------------|-------------|-----|--|
| | | I/O ⁽¹⁾ | DESCRIPTION | | |
| NAME | PZ | PN | zqw | | DECOM HON |
| P9.3/UCB2CLK/UCA2STE | 71 | N/A | E9 | I/O | General-purpose digital I/O Clock signal input – USCI_B2 SPI slave mode Clock signal output – USCI_B2 SPI master mode Slave transmit enable – USCI_A2 SPI mode |
| P9.4/UCA2TXD/UCA2SIMO | 72 | N/A | C11 | I/O | General-purpose digital I/O Transmit data – USCI_A2 UART mode Slave in, master out – USCI_A2 SPI mode |
| P9.5/UCA2RXD/UCA2SOMI | 73 | N/A | B12 | I/O | General-purpose digital I/O Receive data – USCI_A2 UART mode Slave out, master in – USCI_A2 SPI mode |
| P9.6 | 74 | N/A | B11 | I/O | General-purpose digital I/O |
| P9.7 | 75 | N/A | A12 | I/O | General-purpose digital I/O |
| P10.0/UCB3STE/UCA3CLK | 76 | N/A | D9 | I/O | General-purpose digital I/O Slave transmit enable – USCI_B3 SPI mode Clock signal input – USCI_A3 SPI slave mode Clock signal output – USCI_A3 SPI master mode |
| P10.1/UCB3SIMO/UCB3SDA | 77 | N/A | A11 | I/O | General-purpose digital I/O Slave in, master out – USCI_B3 SPI mode I2C data – USCI_B3 I2C mode |
| P10.2/UCB3SOMI/UCB3SCL | 78 | N/A | D8 | I/O | General-purpose digital I/O Slave out, master in – USCI_B3 SPI mode I2C clock – USCI_B3 I2C mode |
| P10.3/UCB3CLK/UCA3STE | 79 | N/A | B10 | I/O | General-purpose digital I/O Clock signal input – USCI_B3 SPI slave mode Clock signal output – USCI_B3 SPI master mode Slave transmit enable – USCI_A3 SPI mode |
| P10.4/UCA3TXD/UCA3SIMO | 80 | N/A | A10 | I/O | General-purpose digital I/O Transmit data – USCI_A3 UART mode Slave in, master out – USCI_A3 SPI mode |
| P10.5/UCA3RXD/UCA3SOMI | 81 | N/A | В9 | I/O | General-purpose digital I/O Receive data – USCI_A3 UART mode Slave out, master in – USCI_A3 SPI mode |
| P10.6 | 82 | N/A | A9 | I/O | General-purpose digital I/O |
| P10.7 | 83 | N/A | B8 | I/O | General-purpose digital I/O |
| P11.0/ACLK | 84 | N/A | A8 | I/O | General-purpose digital I/O ACLK output (divided by 1, 2, 4, 8, 16, or 32) |
| P11.1/MCLK | 85 | N/A | D7 | I/O | General-purpose digital I/O MCLK output |
| P11.2/SMCLK | 86 | N/A | A7 | I/O | General-purpose digital I/O SMCLK output |
| DVCC4 | 87 | 67 | B7 | | Digital power supply |
| DVSS4 | 88 | 68 | B6 | | Digital ground supply |
| P5.2/XT2IN | 89 | 69 | A6 | I/O | General-purpose digital I/O Input terminal for crystal oscillator XT2 |
| P5.3/XT2OUT | 90 | 70 | A5 | I/O | General-purpose digital I/O Output terminal of crystal oscillator XT2 |
| TEST/SBWTCK ⁽³⁾ | 91 | 71 | D6 | I | Test mode pin – Selects four wire JTAG operation. Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated |
| PJ.0/TDO ⁽⁴⁾ | 92 | 72 | B5 | I/O | General-purpose digital I/O JTAG test data output port |
| PJ.1/TDI/TCLK ⁽⁴⁾ | 93 | 73 | A4 | I/O | General-purpose digital I/O JTAG test data input or test clock input |

See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions, respectively. See JTAG Operation for use with JTAG function.

⁽⁴⁾



| TERMINAL | | | | | | |
|--------------------------------|-----|-----|-----|--------------------|---|--|
| NAME | | NO. | | I/O ⁽¹⁾ | DESCRIPTION | |
| NAME | PZ | PN | ZQW | | | |
| PJ.2/TMS ⁽⁴⁾ | 94 | 74 | D5 | I/O | General-purpose digital I/O JTAG test mode select | |
| PJ.3/TCK ⁽⁴⁾ | 95 | 75 | B4 | I/O | General-purpose digital I/O JTAG test clock | |
| RST/NMI/SBWTDIO ⁽³⁾ | 96 | 76 | A3 | I/O | Reset input active low Non-maskable interrupt input Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated. | |
| P6.0/A0 | 97 | 77 | D4 | I/O | General-purpose digital I/O Analog input A0 – ADC | |
| P6.1/A1 | 98 | 78 | В3 | I/O | General-purpose digital I/O Analog input A1 – ADC | |
| P6.2/A2 | 99 | 79 | A2 | I/O | General-purpose digital I/O Analog input A2 – ADC | |
| P6.3/A3 | 100 | 80 | B2 | I/O | General-purpose digital I/O Analog input A3 – ADC | |
| Reserved | N/A | N/A | (5) | | | |

⁽⁵⁾ C3, E5, E6, E7, E8, F5, F8, G5, G8, H5, H6, H7, H8 are reserved and should be connected to ground.



SHORT-FORM DESCRIPTION

CPU (Link to User's Guide)

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

| Program Counter | PC/R0 |
|--------------------------|-----------|
| Stack Pointer | SP/R1 |
| Status Register | SR/CG1/R2 |
| Constant Generator | CG2/R3 |
| General-Purpose Register | R4 |
| General-Purpose Register | R5 |
| General-Purpose Register | R6 |
| General-Purpose Register | R7 |
| General-Purpose Register | R8 |
| General-Purpose Register | R9 |
| General-Purpose Register | R10 |
| General-Purpose Register | R11 |
| General-Purpose Register | R12 |
| General-Purpose Register | R13 |
| General-Purpose Register | R14 |
| General-Purpose Register | R15 |
| | |



Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wakeup from RST, digital I/O



Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 4. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--|---|---------------------|-----------------|-------------|
| System Reset Power-Up External Reset Watchdog Timeout, Password Violation Flash Memory Password Violation PMM Password Violation | WDTIFG, KEYV (SYSRSTIV) ^{(1) (2)} | Reset | OFFFEh | 63, highest |
| System NMI PMM Vacant Memory Access JTAG Mailbox | SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾ | (Non)maskable | 0FFFCh | 62 |
| User NMI NMI Oscillator Fault Flash Memory Access Violation | NMIIFG, OFIFG, ACCVIFG (SYSUNIV) ⁽¹⁾ (2) | (Non)maskable | 0FFFAh | 61 |
| TB0 | TBCCR0 CCIFG0 (3) | Maskable | 0FFF8h | 60 |
| TB0 | TBCCR1 CCIFG1 to TBCCR6 CCIFG6, TBIFG (TBIV) ^{(1) (3)} | Maskable | 0FFF6h | 59 |
| Watchdog Timer_A Interval Timer Mode | WDTIFG | Maskable | 0FFF4h | 58 |
| USCI_A0 Receive and Transmit | UCA0RXIFG, UCA0TXIFG (UCA0IV) (1) (3) | Maskable | 0FFF2h | 57 |
| USCI_B0 Receive and Transmit | UCB0RXIFG, UCB0TXIFG (UCB0IV) (1) (3) | Maskable | 0FFF0h | 56 |
| ADC12_A | ADC12IFG0 to ADC12IFG15 (ADC12IV) ^{(1) (3)} | Maskable | 0FFEEh | 55 |
| TA0 | TA0CCR0 CCIFG0 ⁽³⁾ | Maskable | 0FFECh | 54 |
| TA0 | TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ⁽¹⁾ (3) | Maskable | 0FFEAh | 53 |
| USCI_A2 Receive and Transmit | UCA2RXIFG, UCA2TXIFG (UCA2IV) (1) (3) | Maskable | 0FFE8h | 52 |
| USCI_B2 Receive and Transmit | UCB2RXIFG, UCB2TXIFG (UCB2IV) (1) (3) | Maskable | 0FFE6h | 51 |
| DMA | DMA0IFG, DMA1IFG, DMA2IFG (DMAIV)(1) (3) | Maskable | 0FFE4h | 50 |
| TA1 | TA1CCR0 CCIFG0 ⁽³⁾ | Maskable | 0FFE2h | 49 |
| TA1 | TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ⁽¹⁾ (3) | Maskable | 0FFE0h | 48 |
| I/O Port P1 | P1IFG.0 to P1IFG.7 (P1IV) ^{(1) (3)} | Maskable | 0FFDEh | 47 |
| USCI_A1 Receive and Transmit | UCA1RXIFG, UCA1TXIFG (UCA1IV) (1) (3) | Maskable | 0FFDCh | 46 |
| USCI_B1 Receive and Transmit | UCB1RXIFG, UCB1TXIFG (UCB1IV)(1) (3) | Maskable | 0FFDAh | 45 |
| USCI_A3 Receive and Transmit | UCA3RXIFG, UCA3TXIFG (UCA3IV) ^{(1) (3)} | Maskable | 0FFD8h | 44 |
| USCI_B3 Receive and Transmit | UCB3RXIFG, UCB3TXIFG (UCB3IV) (1) (3) | Maskable | 0FFD6h | 43 |
| I/O Port P2 | P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)} | Maskable | 0FFD4h | 42 |
| RTC_A | RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ^{(1) (3)} | Maskable | 0FFD2h | 41 |
| | | | 0FFD0h | 40 |
| Reserved | Reserved ⁽⁴⁾ | | : | : |
| | | | 0FF80h | 0, lowest |

Multiple source flags

²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

⁽Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

⁽³⁾ Interrupt flags are located in the module.

⁽⁴⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.



Memory Organization

| | | MSP430F5419A MSP430F5418A | MSP430F5436A MSP430F5435A | MSP430F5438A MSP430F5437A |
|---|------------------------------|--|--|--|
| Memory (flash) Main: interrupt vector Main: code memory | Total Size Flash Flash | 128 KB 00FFFFh-00FF80h 025BFFh-005C00h | 192 KB 00FFFFh-00FF80h 035BFFh-005C00h | 256 KB 00FFFFh-00FF80h 045BFFh-005C00h |
| | Bank D | N/A | 23 KB 035BFFh-030000h | 64 KB 03FFFFh-030000h |
| | Bank C | 23 KB 025BFFh-020000h | 64 KB 02FFFFh-020000h | 64 KB 02FFFFh-020000h |
| Main: code memory | Bank B | 64 KB 01FFFFh-010000h | 64 KB 01FFFFh-010000h | 64 KB 01FFFFh-010000h |
| | Bank A | 41 KB 00FFFFh-005C00h | 41 KB 00FFFFh-005C00h | 64 KB 045BFFh-040000h 00FFFFh-005C00h |
| | Size | 16 KB | 16 KB | 16 KB |
| | Sector 3 | 4 KB 005BFFh-004C00h | 4 KB 005BFFh-004C00h | 4 KB 005BFFh-004C00h |
| RAM | Sector 2 | 4 KB 004BFFh–003C00h | 4 KB 004BFFh-003C00h | 4 KB 004BFFh-003C00h |
| | Sector 1 | 4 KB 003BFFh-002C00h | 4 KB 003BFFh-002C00h | 4 KB 003BFFh-002C00h |
| | Sector 0 | 4 KB 002BFFh-001C00h | 4 KB 002BFFh-001C00h | 4 KB 002BFFh-001C00h |
| | Info A | 128 B 0019FFh–001980h | 128 B 0019FFh-001980h | 128 B 0019FFh–001980h |
| Information memory | Info B | 128 B 00197Fh–001900h | 128 B 00197Fh–001900h | 128 B 00197Fh–001900h |
| (flash) | Info C | 128 B 0018FFh–001880h | 128 B 0018FFh–001880h | 128 B 0018FFh–001880h |
| | Info D | 128 B 00187Fh–001800h | 128 B 00187Fh–001800h | 128 B 00187Fh–001800h |
| | BSL 3 | 512 B 0017FFh–001600h | 512 B 0017FFh-001600h | 512 B 0017FFh–001600h |
| Bootstrap loader (BSL) | BSL 2 | 512 B 0015FFh–001400h | 512 B 0015FFh-001400h | 512 B 0015FFh–001400h |
| memory (Flash) | BSL 1 | 512 B 0013FFh–001200h | 512 B 0013FFh-001200h | 512 B 0013FFh–001200h |
| | BSL 0 | 512 B 0011FFh–001000h | 512 B 0011FFh–001000h | 512 B 0011FFh–001000h |
| Peripherals | Size | 4KB 000FFFh–000000h | 4KB 000FFFh-000000h | 4KB 000FFFh-000000h |



Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by an user-defined password. <u>Usage</u> of the BSL requires four pins as shown in Table 5. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming via the Bootstrap Loader User's Guide* (SLAU319).

Table 5. BSL Pin Requirements and Functions

| DEVICE SIGNAL | BSL FUNCTION |
|-----------------|-----------------------|
| RST/NMI/SBWTDIO | Entry sequence signal |
| TEST/SBWTCK | Entry sequence signal |
| P1.1 | Data transmit |
| P1.2 | Data receive |
| VCC | Power supply |
| VSS | Ground supply |

JTAG Operation

JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 6. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For complete description of the features of the JTAG interface and its implementation, see the MSP430 Memory Programming via the JTAG Interface User's Guide (SLAU320).

Table 6. JTAG Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION | FUNCTION | |
|-----------------|-----------|----------------------------|--|
| PJ.3/TCK | IN | JTAG clock input | |
| PJ.2/TMS | IN | JTAG state control | |
| PJ.1/TDI/TCLK | IN | JTAG data input/TCLK input | |
| PJ.0/TDO | OUT | JTAG data output | |
| TEST/SBWTCK | IN | Enable JTAG pins | |
| RST/NMI/SBWTDIO | IN | External reset | |
| VCC | | Power supply | |
| VSS | | Ground supply | |

Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 7. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For the description of the Spy-Bi-Wire interface and its implementation, see the MSP430 Memory Programming via the JTAG Interface User's Guide (SLAU320).

Table 7. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL | DIRECTION | FUNCTION |
|-----------------|-----------|-------------------------------|
| TEST/SBWTCK | IN | Spy-Bi-Wire clock input |
| RST/NMI/SBWTDIO | IN, OUT | Spy-Bi-Wire data input/output |
| VCC | | Power supply |
| VSS | | Ground supply |



Flash Memory (Link to User's Guide)

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

RAM Memory (Link to User's Guide)

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in Memory Organization.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

Digital I/O (Link to User's Guide)

There are up to ten 8-bit I/O ports implemented: For 100-pin options, P1 through P10 are complete. P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete. P8 contains seven individual I/O ports. P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- · Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

Oscillator and System Clock (Link to User's Guide)

The clock system in the MSP430x5xx family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 5 µs. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

Power Management Module (PMM) (Link to User's Guide)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

Hardware Multiplier (MPY) (Link to User's Guide)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.



Real-Time Clock (RTC_A) (Link to User's Guide)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

Watchdog Timer (WDT A) (Link to User's Guide)

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.



System Module (SYS) (Link to User's Guide)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 8. System Module Interrupt Vector Registers

| NTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT | VALUE | PRIORITY |
|--------------------------|---------|-------------------------------------|------------|----------|
| SYSRSTIV, System Reset | 019Eh | No interrupt pending | 00h | |
| | | Brownout (BOR) | 02h | Highest |
| | | RST/NMI (POR) | 04h | |
| | | PMMSWBOR (BOR) | 06h | |
| | | Wakeup from LPMx.5 | 08h | |
| | | Security violation (BOR) | 0Ah | |
| | | SVSL (POR) | 0Ch | |
| | | SVSH (POR) | 0Eh | |
| | | SVML_OVP (POR) | 10h | |
| | | SVMH_OVP (POR) | 12h | |
| | | PMMSWPOR (POR) | 14h | |
| | | WDT timeout (PUC) | 16h | |
| | | WDT password violation (PUC) | 18h | |
| | | KEYV flash password violation (PUC) | 1Ah | |
| | | Reserved | 1Ch | |
| | | Peripheral area fetch (PUC) | 1Eh | |
| | | PMM password violation (PUC) | 20h | |
| | | Reserved | 22h to 3Eh | Lowest |
| SYSSNIV, System NMI | 019Ch | No interrupt pending | 00h | |
| | | SVMLIFG | 02h | Highest |
| | | SVMHIFG | 04h | |
| | | SVSMLDLYIFG | 06h | |
| | | SVSMHDLYIFG | 08h | |
| | | VMAIFG | 0Ah | |
| | | JMBINIFG | 0Ch | |
| | | JMBOUTIFG | 0Eh | |
| | | SVMLVLRIFG | 10h | |
| | | SVMHVLRIFG | 12h | |
| | | Reserved | 14h to 1Eh | Lowest |
| SYSUNIV, User NMI | 019Ah | No interrupt pending | 00h | |
| | | NMIFG | 02h | Highest |
| | | OFIFG | 04h | |
| | | ACCVIFG | 06h | |
| | | Reserved | 08h | |
| | | Reserved | 0Ah to 1Eh | Lowest |



DMA Controller (Link to User's Guide)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 9. DMA Trigger Assignments (1)

| TDIOCED | CHANNEL | | | | |
|---------|---------------|---------------|---------------|--|--|
| TRIGGER | 0 | 1 | 2 | | |
| 0 | DMAREQ | DMAREQ | DMAREQ | | |
| 1 | TA0CCR0 CCIFG | TA0CCR0 CCIFG | TA0CCR0 CCIFG | | |
| 2 | TA0CCR2 CCIFG | TA0CCR2 CCIFG | TA0CCR2 CCIFG | | |
| 3 | TA1CCR0 CCIFG | TA1CCR0 CCIFG | TA1CCR0 CCIFG | | |
| 4 | TA1CCR2 CCIFG | TA1CCR2 CCIFG | TA1CCR2 CCIFG | | |
| 5 | TB0CCR0 CCIFG | TB0CCR0 CCIFG | TB0CCR0 CCIFG | | |
| 6 | TB0CCR2 CCIFG | TB0CCR2 CCIFG | TB0CCR2 CCIFG | | |
| 7 | Reserved | Reserved | Reserved | | |
| 8 | Reserved | Reserved | Reserved | | |
| 9 | Reserved | Reserved | Reserved | | |
| 10 | Reserved | Reserved | Reserved | | |
| 11 | Reserved | Reserved | Reserved | | |
| 12 | Reserved | Reserved | Reserved | | |
| 13 | Reserved | Reserved | Reserved | | |
| 14 | Reserved | Reserved | Reserved | | |
| 15 | Reserved | Reserved | Reserved | | |
| 16 | UCA0RXIFG | UCA0RXIFG | UCA0RXIFG | | |
| 17 | UCA0TXIFG | UCA0TXIFG | UCA0TXIFG | | |
| 18 | UCB0RXIFG | UCB0RXIFG | UCB0RXIFG | | |
| 19 | UCB0TXIFG | UCB0TXIFG | UCB0TXIFG | | |
| 20 | UCA1RXIFG | UCA1RXIFG | UCA1RXIFG | | |
| 21 | UCA1TXIFG | UCA1TXIFG | UCA1TXIFG | | |
| 22 | UCB1RXIFG | UCB1RXIFG | UCB1RXIFG | | |
| 23 | UCB1TXIFG | UCB1TXIFG | UCB1TXIFG | | |
| 24 | ADC12IFGx | ADC12IFGx | ADC12IFGx | | |
| 25 | Reserved | Reserved | Reserved | | |
| 26 | Reserved | Reserved | Reserved | | |
| 27 | Reserved | Reserved | Reserved | | |
| 28 | Reserved | Reserved | Reserved | | |
| 29 | MPY ready | MPY ready | MPY ready | | |
| 30 | DMA2IFG | DMA0IFG | DMA1IFG | | |
| 31 | DMAE0 | DMAE0 | DMAE0 | | |

Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.



Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, I2C Mode)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I^2C , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I2C.

The MSP430F5438A, MSP430F5436A, and MSP430F5419A include four complete USCI modules (n = 0 to 3). The MSP430F5437A, MSP430F5435A, and MSP430F5418A include two complete USCI modules (n = 0 to 1).

TA0 (Link to User's Guide)

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 10. TA0 Signal Connections

| INPUT PIN | NUMBER | DEVICE | MODULE | MODULE | MODULE | DEVICE | OUTPUT PI | N NUMBER |
|--------------|---------|------------------|-----------------|------------|------------------|------------------|-------------------------------------|-------------------------------------|
| PZ, ZQW | PN | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | PZ, ZQW | PN |
| 17, H1-P1.0 | 17-P1.0 | TA0CLK | TACLK | | | | | |
| | | ACLK | ACLK | T ' | NIA | N.I.A | | |
| | | SMCLK | SMCLK | Timer | NA | NA | | |
| 17, H1-P1.0 | 17-P1.0 | TA0CLK | TACLK | | | | | |
| 18, H4-P1.1 | 18-P1.1 | TA0.0 | CCI0A | | | | 18, H4-P1.1 | 18-P1.1 |
| 57, H9-P8.0 | 60-P8.0 | TA0.0 | CCI0B | | | | 57, H9-P8.0 | 60-P8.0 |
| | | DV _{SS} | GND | CCR0 | TA0 | TA0.0 | ADC12 (internal) ADC12SHSx = {1} | ADC12 (internal) ADC12SHSx = {1} |
| | | DV _{CC} | V _{CC} | | | | | |
| 19, J4-P1.2 | 19-P1.2 | TA0.1 | CCI1A | | | TA0.1 | 19, J4-P1.2 | 19-P1.2 |
| 58, H11-P8.1 | 61-P8.1 | TA0.1 | CCI1B | CCD4 | T 4 4 | | 58, H11-P8.1 | 61-P8.1 |
| | | DV _{SS} | GND | CCR1 | TA1 | | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 20, J1-P1.3 | 20-P1.3 | TA0.2 | CCI2A | | | | 20, J1-P1.3 | 20-P1.3 |
| 59, H12-P8.2 | 62-P8.2 | TA0.2 | CCI2B | CCDO | TA2 | TA0.2 | 59, H12-P8.2 | 62-P8.2 |
| | | DV _{SS} | GND | CCR2 | IA2 | 1AU.2 | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 21, J2-P1.4 | 21-P1.4 | TA0.3 | CCI3A | | | | 21, J2-P1.4 | 21-P1.4 |
| 60, G9-P8.3 | 63-P8.3 | TA0.3 | CCI3B | CCDa | TA3 | TA0.3 | 60, G9-P8.3 | 63-P8.3 |
| | | DV _{SS} | GND | CCR3 | TA3 | 1A0.3 | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 22, K1-P1.5 | 22-P1.5 | TA0.4 | CCI4A | | | | 22, K1-P1.5 | 22-P1.5 |
| 61, G11-P8.4 | 64-P8.4 | TA0.4 | CCI4B | CCD4 | T | | 61, G11-P8.4 | 64-P8.4 |
| | | DV _{SS} | GND | CCR4 | TA4 | TA0.4 | | |
| | | DV _{CC} | V _{CC} | | | | | |



TA1 (Link to User's Guide)

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. TA1 Signal Connections

| INPUT PIN | NUMBER | DEVICE | MODULE | MODULE | MODULE | DEVICE | OUTPUT PI | N NUMBER | |
|--------------|---------|------------------|-----------------|--------|------------------|------------------|--------------|--------------|---------|
| PZ, ZQW | PN | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | PZ, ZQW | PN | |
| 25, M1-P2.0 | 25-P2.0 | TA1CLK | TACLK | | | | | | |
| | | ACLK | ACLK | T: | NIA | NIA | | | |
| | | SMCLK | SMCLK | Timer | NA | NA | | | |
| 25, M1-P2.0 | 25-P2.0 | TA1CLK | TACLK | | | | | | |
| 26, L2-P2.1 | 26-P2.1 | TA1.0 | CCI0A | | R0 TA0 | | | 26, L2-P2.1 | 26-P2.1 |
| 65, F11-P8.5 | 65-P8.5 | TA1.0 | CCI0B | CCR0 | | TA4.0 | 65, F11-P8.5 | 65-P8.5 | |
| | | DV _{SS} | GND | | | TA1.0 | | | |
| | | DV _{CC} | V _{CC} | | | | | | |
| 27, M2-P2.2 | 27-P2.2 | TA1.1 | CCI1A | CCR1 | CCR1 | | | 27, M2-P2.2 | 27-P2.2 |
| 66, E11-P8.6 | 66-P8.6 | TA1.1 | CCI1B | | | CCR1 TA1 | T.4.4 | 66, E11-P8.6 | 66-P8.6 |
| | | DV _{SS} | GND | | | | TA1.1 | | |
| | | DV _{CC} | V _{CC} | | | | | | |
| 28, L3-P2.3 | 28-P2.3 | TA1.2 | CCI2A | | | | 28, L3-P2.3 | 28-P2.3 | |
| 56, J12-P7.3 | 59-P7.3 | TA1.2 | CCI2B | CCBa | TA 2 | TA4.0 | 56, J12-P7.3 | 59-P7.3 | |
| | | DV _{SS} | GND | CCR2 | TA2 | TA1.2 | | | |
| | | DV _{CC} | V _{CC} | | | | | | |



TB0 (Link to User's Guide)

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. TB0 Signal Connections

| INPUT PIN | NUMBER | DEVICE | MODULE | MODULE | MODULE | DEVICE | OUTPUT PI | N NUMBER |
|--------------|---------|--------------------|-----------------|---------|------------------|------------------|-------------------------------------|-------------------------------------|
| PZ, ZQW | PN | INPUT SIGNAL | INPUT SIGNAL | BLOCK | OUTPUT SIGNAL | OUTPUT SIGNAL | PZ, ZQW | PN |
| 50, M12-P4.7 | 53-P4.7 | TB0CLK | TBCLK | | | | | |
| | | ACLK | ACLK | Timer | NA | NA | | |
| | | SMCLK | SMCLK | Tilliel | INA | INA | | |
| 50, M12-P4.7 | 53-P4.7 | TB0CLK | TBCLK | | | | | |
| 43, J8-P4.0 | 43-P4.0 | TB0.0 | CCI0A | | | | 43, J8-P4.0 | 43-P4.0 |
| 43, J8-P4.0 | 43-P4.0 | TB0.0 | CCI0B | CCR0 | TB0 | TB0.0 | ADC12 (internal) ADC12SHSx = {2} | ADC12 (internal) ADC12SHSx = {2} |
| | | DV_SS | GND | | | | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 44, M9-P4.1 | 44-P4.1 | TB0.1 | CCI1A | | | | 44, M9-P4.1 | 44-P4.1 |
| 44, M9-P4.1 | 44-P4.1 | TB0.1 | CCI1B | CCR1 | TB1 | TB0.1 | ADC12 (internal) ADC12SHSx = {3} | ADC12 (internal) ADC12SHSx = {3} |
| | | DV _{SS} | GND | | | | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 45, L9-P4.2 | 45-P4.2 | TB0.2 | CCI2A | | | TB0.2 | 45, L9-P4.2 | 45-P4.2 |
| 45, L9-P4.2 | 45-P4.2 | TB0.2 | CCI2B | CCR2 | TB2 | | | |
| | | DV_SS | GND | CCR2 | I DZ | | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 46, L10-P4.3 | 46-P4.3 | TB0.3 | CCI3A | | | | 46, L10-P4.3 | 46-P4.3 |
| 46, L10-P4.3 | 46-P4.3 | TB0.3 | CCI3B | CCR3 | TB3 | TB0.3 | | |
| | | DV _{SS} | GND | CCR3 | 103 | 100.3 | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 47, M10-P4.4 | 47-P4.4 | TB0.4 | CCI4A | | | | 47, M10-P4.4 | 47-P4.4 |
| 47, M10-P4.4 | 47-P4.4 | TB0.4 | CCI4B | CCD4 | TB4 | TD0 4 | | |
| | | DV _{SS} | GND | CCR4 | 104 | TB0.4 | | |
| | | DV_CC | V _{CC} | | | | | |
| 48, L11-P4.5 | 48-P4.5 | TB0.5 | CCI5A | | | | 48, L11-P4.5 | 48-P4.5 |
| 48, L11-P4.5 | 48-P4.5 | TB0.5 | CCI5B | CODE | TDE | TD0 F | | |
| | | DV_SS | GND | CCR5 | TB5 | TB0.5 | | |
| | | DV _{CC} | V _{CC} | | | | | |
| 49, M11-P4.6 | 52-P4.6 | TB0.6 | CCI6A | | | TB0.6 | 49, M11-P4.6 | 52-P4.6 |
| | | ACLK (internal) | CCI6B | CCR6 | TB6 | | | |
| | | DV _{SS} | GND | | | | | |
| | | DV _{CC} | V _{CC} | | | | | |



ADC12 A (Link to User's Guide)

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

CRC16 (Link to User's Guide)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

REF Voltage Reference (Link to User's Guide)

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

Embedded Emulation Module (EEM) (L Version) (Link to User's Guide)

The EEM supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers or breakpoints
- · Two cycle counters
- Sequencer
- State storage
- Clock control on module level

TEXAS INSTRUMENTS

Peripheral File Map

Table 13. Peripherals

| MODULE NAME | BASE ADDRESS | OFFSET ADDRESS RANGE |
|---|--------------|-------------------------|
| Special Functions (see Table 14) | 0100h | 000h - 01Fh |
| PMM (see Table 15) | 0120h | 000h - 010h |
| Flash Control (see Table 16) | 0140h | 000h - 00Fh |
| CRC16 (see Table 17) | 0150h | 000h - 007h |
| RAM Control (see Table 18) | 0158h | 000h - 001h |
| Watchdog (see Table 19) | 015Ch | 000h - 001h |
| UCS (see Table 20) | 0160h | 000h - 01Fh |
| SYS (see Table 21) | 0180h | 000h - 01Fh |
| Shared Reference (see Table 22) | 01B0h | 000h - 001h |
| Port P1, P2 (see Table 23) | 0200h | 000h - 01Fh |
| Port P3, P4 (see Table 24) | 0220h | 000h - 00Bh |
| Port P5, P6 (see Table 25) | 0240h | 000h - 00Bh |
| Port P7, P8 (see Table 26) | 0260h | 000h - 00Bh |
| Port P9, P10 (see Table 27) | 0280h | 000h - 00Bh |
| Port P11 (see Table 28) | 02A0h | 000h - 00Ah |
| Port PJ (see Table 29) | 0320h | 000h - 01Fh |
| TA0 (see Table 30) | 0340h | 000h - 02Eh |
| TA1 (see Table 31) | 0380h | 000h - 02Eh |
| TB0 (see Table 32) | 03C0h | 000h - 02Eh |
| Real Timer Clock (RTC_A) (see Table 33) | 04A0h | 000h - 01Bh |
| 32-bit Hardware Multiplier (see Table 34) | 04C0h | 000h - 02Fh |
| DMA General Control (see Table 35) | 0500h | 000h - 00Fh |
| DMA Channel 0 (see Table 35) | 0510h | 000h - 00Ah |
| DMA Channel 1 (see Table 35) | 0520h | 000h - 00Ah |
| DMA Channel 2 (see Table 35) | 0530h | 000h - 00Ah |
| USCI_A0 (see Table 36) | 05C0h | 000h - 01Fh |
| USCI_B0 (see Table 37) | 05E0h | 000h - 01Fh |
| USCI_A1 (see Table 38) | 0600h | 000h - 01Fh |
| USCI_B1 (see Table 39) | 0620h | 000h - 01Fh |
| USCI_A2 (see Table 40) | 0640h | 000h - 01Fh |
| USCI_B2 (see Table 41) | 0660h | 000h - 01Fh |
| USCI_A3 (see Table 42) | 0680h | 000h - 01Fh |
| USCI_B3 (see Table 43) | 06A0h | 000h - 01Fh |
| ADC12_A (see Table 44) | 0700h | 000h - 03Eh |



Table 14. Special Function Registers (Base Address: 0100h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable | SFRIE1 | 00h |
| SFR interrupt flag | SFRIFG1 | 02h |
| SFR reset pin control | SFRRPCR | 04h |

Table 15. PMM Registers (Base Address: 0120h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------|----------|--------|
| PMM Control 0 | PMMCTL0 | 00h |
| PMM control 1 | PMMCTL1 | 02h |
| SVS high side control | SVSMHCTL | 04h |
| SVS low side control | SVSMLCTL | 06h |
| PMM interrupt flags | PMMIFG | 0Ch |
| PMM interrupt enable | PMMIE | 0Eh |
| PMM power mode 5 control | PM5CTL0 | 10h |

Table 16. Flash Control Registers (Base Address: 0140h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Flash control 1 | FCTL1 | 00h |
| Flash control 3 | FCTL3 | 04h |
| Flash control 4 | FCTL4 | 06h |

Table 17. CRC16 Registers (Base Address: 0150h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input | CRC16DI | 00h |
| CRC data input reverse byte | CRCDIRB | 02h |
| CRC initialization and result | CRCINIRES | 04h |
| CRC result reverse byte | CRCRESR | 06h |

Table 18. RAM Control Registers (Base Address: 0158h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| RAM control 0 | RCCTL0 | 00h |

Table 19. Watchdog Registers (Base Address: 015Ch)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL | 00h |

Table 20. UCS Registers (Base Address: 0160h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| UCS control 0 | UCSCTL0 | 00h |
| UCS control 1 | UCSCTL1 | 02h |
| UCS control 2 | UCSCTL2 | 04h |
| UCS control 3 | UCSCTL3 | 06h |
| UCS control 4 | UCSCTL4 | 08h |
| UCS control 5 | UCSCTL5 | 0Ah |
| UCS control 6 | UCSCTL6 | 0Ch |
| UCS control 7 | UCSCTL7 | 0Eh |
| UCS control 8 | UCSCTL8 | 10h |



Table 21. SYS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|-------------------------------------|-----------|--------|
| System control | SYSCTL | 00h |
| Bootstrap loader configuration area | SYSBSLC | 02h |
| JTAG mailbox control | SYSJMBC | 06h |
| JTAG mailbox input 0 | SYSJMBI0 | 08h |
| JTAG mailbox input 1 | SYSJMBI1 | 0Ah |
| JTAG mailbox output 0 | SYSJMBO0 | 0Ch |
| JTAG mailbox output 1 | SYSJMBO1 | 0Eh |
| Bus Error vector generator | SYSBERRIV | 18h |
| User NMI vector generator | SYSUNIV | 1Ah |
| System NMI vector generator | SYSSNIV | 1Ch |
| Reset vector generator | SYSRSTIV | 1Eh |

Table 22. Shared Reference Registers (Base Address: 01B0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL | 00h |

Table 23. Port P1, P2 Registers (Base Address: 0200h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P1 input | P1IN | 00h |
| Port P1 output | P1OUT | 02h |
| Port P1 direction | P1DIR | 04h |
| Port P1 pullup/pulldown enable | P1REN | 06h |
| Port P1 drive strength | P1DS | 08h |
| Port P1 selection | P1SEL | 0Ah |
| Port P1 interrupt vector word | P1IV | 0Eh |
| Port P1 interrupt edge select | P1IES | 18h |
| Port P1 interrupt enable | P1IE | 1Ah |
| Port P1 interrupt flag | P1IFG | 1Ch |
| Port P2 input | P2IN | 01h |
| Port P2 output | P2OUT | 03h |
| Port P2 direction | P2DIR | 05h |
| Port P2 pullup/pulldown enable | P2REN | 07h |
| Port P2 drive strength | P2DS | 09h |
| Port P2 selection | P2SEL | 0Bh |
| Port P2 interrupt vector word | P2IV | 1Eh |
| Port P2 interrupt edge select | P2IES | 19h |
| Port P2 interrupt enable | P2IE | 1Bh |
| Port P2 interrupt flag | P2IFG | 1Dh |



Table 24. Port P3, P4 Registers (Base Address: 0220h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P3 input | P3IN | 00h |
| Port P3 output | P3OUT | 02h |
| Port P3 direction | P3DIR | 04h |
| Port P3 pullup/pulldown enable | P3REN | 06h |
| Port P3 drive strength | P3DS | 08h |
| Port P3 selection | P3SEL | 0Ah |
| Port P4 input | P4IN | 01h |
| Port P4 output | P4OUT | 03h |
| Port P4 direction | P4DIR | 05h |
| Port P4 pullup/pulldown enable | P4REN | 07h |
| Port P4 drive strength | P4DS | 09h |
| Port P4 selection | P4SEL | 0Bh |

Table 25. Port P5, P6 Registers (Base Address: 0240h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P5 input | P5IN | 00h |
| Port P5 output | P5OUT | 02h |
| Port P5 direction | P5DIR | 04h |
| Port P5 pullup/pulldown enable | P5REN | 06h |
| Port P5 drive strength | P5DS | 08h |
| Port P5 selection | P5SEL | 0Ah |
| Port P6 input | P6IN | 01h |
| Port P6 output | P6OUT | 03h |
| Port P6 direction | P6DIR | 05h |
| Port P6 pullup/pulldown enable | P6REN | 07h |
| Port P6 drive strength | P6DS | 09h |
| Port P6 selection | P6SEL | 0Bh |

Table 26. Port P7, P8 Registers (Base Address: 0260h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P7 input | P7IN | 00h |
| Port P7 output | P7OUT | 02h |
| Port P7 direction | P7DIR | 04h |
| Port P7 pullup/pulldown enable | P7REN | 06h |
| Port P7 drive strength | P7DS | 08h |
| Port P7 selection | P7SEL | 0Ah |
| Port P8 input | P8IN | 01h |
| Port P8 output | P8OUT | 03h |
| Port P8 direction | P8DIR | 05h |
| Port P8 pullup/pulldown enable | P8REN | 07h |
| Port P8 drive strength | P8DS | 09h |
| Port P8 selection | P8SEL | 0Bh |



Table 27. Port P9, P10 Registers (Base Address: 0280h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------------|----------|--------|
| Port P9 input | P9IN | 00h |
| Port P9 output | P9OUT | 02h |
| Port P9 direction | P9DIR | 04h |
| Port P9 pullup/pulldown enable | P9REN | 06h |
| Port P9 drive strength | P9DS | 08h |
| Port P9 selection | P9SEL | 0Ah |
| Port P10 input | P10IN | 01h |
| Port P10 output | P10OUT | 03h |
| Port P10 direction | P10DIR | 05h |
| Port P10 pullup/pulldown enable | P10REN | 07h |
| Port P10 drive strength | P10DS | 09h |
| Port P10 selection | P10SEL | 0Bh |

Table 28. Port P11 Registers (Base Address: 02A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---------------------------------|----------|--------|
| Port P11 input | P11IN | 00h |
| Port P11 output | P11OUT | 02h |
| Port P11 direction | P11DIR | 04h |
| Port P11 pullup/pulldown enable | P11REN | 06h |
| Port P11 drive strength | P11DS | 08h |
| Port P11 selection | P11SEL | 0Ah |

Table 29. Port J Registers (Base Address: 0320h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port PJ input | PJIN | 00h |
| Port PJ output | PJOUT | 02h |
| Port PJ direction | PJDIR | 04h |
| Port PJ pullup/pulldown enable | PJREN | 06h |
| Port PJ drive strength | PJDS | 08h |



Table 30. TA0 Registers (Base Address: 0340h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA0 control | TA0CTL | 00h |
| Capture/compare control 0 | TA0CCTL0 | 02h |
| Capture/compare control 1 | TA0CCTL1 | 04h |
| Capture/compare control 2 | TA0CCTL2 | 06h |
| Capture/compare control 3 | TA0CCTL3 | 08h |
| Capture/compare control 4 | TA0CCTL4 | 0Ah |
| TA0 counter register | TA0R | 10h |
| Capture/compare register 0 | TA0CCR0 | 12h |
| Capture/compare register 1 | TA0CCR1 | 14h |
| Capture/compare register 2 | TA0CCR2 | 16h |
| Capture/compare register 3 | TA0CCR3 | 18h |
| Capture/compare register 4 | TA0CCR4 | 1Ah |
| TA0 expansion register 0 | TA0EX0 | 20h |
| TA0 interrupt vector | TAOIV | 2Eh |

Table 31. TA1 Registers (Base Address: 0380h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA1 control | TA1CTL | 00h |
| Capture/compare control 0 | TA1CCTL0 | 02h |
| Capture/compare control 1 | TA1CCTL1 | 04h |
| Capture/compare control 2 | TA1CCTL2 | 06h |
| TA1 counter register | TA1R | 10h |
| Capture/compare register 0 | TA1CCR0 | 12h |
| Capture/compare register 1 | TA1CCR1 | 14h |
| Capture/compare register 2 | TA1CCR2 | 16h |
| TA1 expansion register 0 | TA1EX0 | 20h |
| TA1 interrupt vector | TA1IV | 2Eh |



Table 32. TB0 Registers (Base Address: 03C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TB0 control | TB0CTL | 00h |
| Capture/compare control 0 | TB0CCTL0 | 02h |
| Capture/compare control 1 | TB0CCTL1 | 04h |
| Capture/compare control 2 | TB0CCTL2 | 06h |
| Capture/compare control 3 | TB0CCTL3 | 08h |
| Capture/compare control 4 | TB0CCTL4 | 0Ah |
| Capture/compare control 5 | TB0CCTL5 | 0Ch |
| Capture/compare control 6 | TB0CCTL6 | 0Eh |
| TB0 register | TBOR | 10h |
| Capture/compare register 0 | TB0CCR0 | 12h |
| Capture/compare register 1 | TB0CCR1 | 14h |
| Capture/compare register 2 | TB0CCR2 | 16h |
| Capture/compare register 3 | TB0CCR3 | 18h |
| Capture/compare register 4 | TB0CCR4 | 1Ah |
| Capture/compare register 5 | TB0CCR5 | 1Ch |
| Capture/compare register 6 | TB0CCR6 | 1Eh |
| TB0 expansion register 0 | TB0EX0 | 20h |
| TB0 interrupt vector | TB0IV | 2Eh |

Table 33. Real Time Clock Registers (Base Address: 04A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|------------------------------------|----------------|--------|
| RTC control 0 | RTCCTL0 | 00h |
| RTC control 1 | RTCCTL1 | 01h |
| RTC control 2 | RTCCTL2 | 02h |
| RTC control 3 | RTCCTL3 | 03h |
| RTC prescaler 0 control | RTCPS0CTL | 08h |
| RTC prescaler 1 control | RTCPS1CTL | 0Ah |
| RTC prescaler 0 | RTCPS0 | 0Ch |
| RTC prescaler 1 | RTCPS1 | 0Dh |
| RTC interrupt vector word | RTCIV | 0Eh |
| RTC seconds/counter register 1 | RTCSEC/RTCNT1 | 10h |
| RTC minutes/counter register 2 | RTCMIN/RTCNT2 | 11h |
| RTC hours/counter register 3 | RTCHOUR/RTCNT3 | 12h |
| RTC day of week/counter register 4 | RTCDOW/RTCNT4 | 13h |
| RTC days | RTCDAY | 14h |
| RTC month | RTCMON | 15h |
| RTC year low | RTCYEARL | 16h |
| RTC year high | RTCYEARH | 17h |
| RTC alarm minutes | RTCAMIN | 18h |
| RTC alarm hours | RTCAHOUR | 19h |
| RTC alarm day of week | RTCADOW | 1Ah |
| RTC alarm days | RTCADAY | 1Bh |



Table 34. 32-bit Hardware Multiplier Registers (Base Address: 04C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|---|-----------|--------|
| 16-bit operand 1 – multiply | MPY | 00h |
| 16-bit operand 1 – signed multiply | MPYS | 02h |
| 16-bit operand 1 – multiply accumulate | MAC | 04h |
| 16-bit operand 1 – signed multiply accumulate | MACS | 06h |
| 16-bit operand 2 | OP2 | 08h |
| 16 x 16 result low word | RESLO | 0Ah |
| 16 x 16 result high word | RESHI | 0Ch |
| 16 x 16 sum extension register | SUMEXT | 0Eh |
| 32-bit operand 1 – multiply low word | MPY32L | 10h |
| 32-bit operand 1 – multiply high word | MPY32H | 12h |
| 32-bit operand 1 – signed multiply low word | MPYS32L | 14h |
| 32-bit operand 1 – signed multiply high word | MPYS32H | 16h |
| 32-bit operand 1 – multiply accumulate low word | MAC32L | 18h |
| 32-bit operand 1 – multiply accumulate high word | MAC32H | 1Ah |
| 32-bit operand 1 – signed multiply accumulate low word | MACS32L | 1Ch |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H | 1Eh |
| 32-bit operand 2 – low word | OP2L | 20h |
| 32-bit operand 2 – high word | OP2H | 22h |
| 32 × 32 result 0 – least significant word | RES0 | 24h |
| 32 x 32 result 1 | RES1 | 26h |
| 32 x 32 result 2 | RES2 | 28h |
| 32 × 32 result 3 – most significant word | RES3 | 2Ah |
| MPY32 control register 0 | MPY32CTL0 | 2Ch |



Table 35. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--|----------|--------|
| DMA channel 0 control | DMA0CTL | 00h |
| DMA channel 0 source address low | DMA0SAL | 02h |
| DMA channel 0 source address high | DMA0SAH | 04h |
| DMA channel 0 destination address low | DMA0DAL | 06h |
| DMA channel 0 destination address high | DMA0DAH | 08h |
| DMA channel 0 transfer size | DMA0SZ | 0Ah |
| DMA channel 1 control | DMA1CTL | 00h |
| DMA channel 1 source address low | DMA1SAL | 02h |
| DMA channel 1 source address high | DMA1SAH | 04h |
| DMA channel 1 destination address low | DMA1DAL | 06h |
| DMA channel 1 destination address high | DMA1DAH | 08h |
| DMA channel 1 transfer size | DMA1SZ | 0Ah |
| DMA channel 2 control | DMA2CTL | 00h |
| DMA channel 2 source address low | DMA2SAL | 02h |
| DMA channel 2 source address high | DMA2SAH | 04h |
| DMA channel 2 destination address low | DMA2DAL | 06h |
| DMA channel 2 destination address high | DMA2DAH | 08h |
| DMA channel 2 transfer size | DMA2SZ | 0Ah |
| DMA module control 0 | DMACTL0 | 00h |
| DMA module control 1 | DMACTL1 | 02h |
| DMA module control 2 | DMACTL2 | 04h |
| DMA module control 3 | DMACTL3 | 06h |
| DMA module control 4 | DMACTL4 | 08h |
| DMA interrupt vector | DMAIV | 0Eh |

Table 36. USCI_A0 Registers (Base Address: 05C0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|------------|--------|
| USCI control 1 | UCA0CTL1 | 00h |
| USCI control 0 | UCA0CTL0 | 01h |
| USCI baud rate 0 | UCA0BR0 | 06h |
| USCI baud rate 1 | UCA0BR1 | 07h |
| USCI modulation control | UCA0MCTL | 08h |
| USCI status | UCA0STAT | 0Ah |
| USCI receive buffer | UCA0RXBUF | 0Ch |
| USCI transmit buffer | UCA0TXBUF | 0Eh |
| USCI LIN control | UCA0ABCTL | 10h |
| USCI IrDA transmit control | UCA0IRTCTL | 12h |
| USCI IrDA receive control | UCA0IRRCTL | 13h |
| USCI interrupt enable | UCA0IE | 1Ch |
| USCI interrupt flags | UCA0IFG | 1Dh |
| USCI interrupt vector word | UCA0IV | 1Eh |



Table 37. USCI_B0 Registers (Base Address: 05E0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1 | UCB0CTL1 | 00h |
| USCI synchronous control 0 | UCB0CTL0 | 01h |
| USCI synchronous bit rate 0 | UCB0BR0 | 06h |
| USCI synchronous bit rate 1 | UCB0BR1 | 07h |
| USCI synchronous status | UCB0STAT | 0Ah |
| USCI synchronous receive buffer | UCB0RXBUF | 0Ch |
| USCI synchronous transmit buffer | UCB0TXBUF | 0Eh |
| USCI I2C own address | UCB0I2COA | 10h |
| USCI I2C slave address | UCB0I2CSA | 12h |
| USCI interrupt enable | UCB0IE | 1Ch |
| USCI interrupt flags | UCB0IFG | 1Dh |
| USCI interrupt vector word | UCB0IV | 1Eh |

Table 38. USCI_A1 Registers (Base Address: 0600h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|------------|--------|
| USCI control 1 | UCA1CTL1 | 00h |
| USCI control 0 | UCA1CTL0 | 01h |
| USCI baud rate 0 | UCA1BR0 | 06h |
| USCI baud rate 1 | UCA1BR1 | 07h |
| USCI modulation control | UCA1MCTL | 08h |
| USCI status | UCA1STAT | 0Ah |
| USCI receive buffer | UCA1RXBUF | 0Ch |
| USCI transmit buffer | UCA1TXBUF | 0Eh |
| USCI LIN control | UCA1ABCTL | 10h |
| USCI IrDA transmit control | UCA1IRTCTL | 12h |
| USCI IrDA receive control | UCA1IRRCTL | 13h |
| USCI interrupt enable | UCA1IE | 1Ch |
| USCI interrupt flags | UCA1IFG | 1Dh |
| USCI interrupt vector word | UCA1IV | 1Eh |



Table 39. USCI_B1 Registers (Base Address: 0620h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1 | UCB1CTL1 | 00h |
| USCI synchronous control 0 | UCB1CTL0 | 01h |
| USCI synchronous bit rate 0 | UCB1BR0 | 06h |
| USCI synchronous bit rate 1 | UCB1BR1 | 07h |
| USCI synchronous status | UCB1STAT | 0Ah |
| USCI synchronous receive buffer | UCB1RXBUF | 0Ch |
| USCI synchronous transmit buffer | UCB1TXBUF | 0Eh |
| USCI I2C own address | UCB1I2COA | 10h |
| USCI I2C slave address | UCB1I2CSA | 12h |
| USCI interrupt enable | UCB1IE | 1Ch |
| USCI interrupt flags | UCB1IFG | 1Dh |
| USCI interrupt vector word | UCB1IV | 1Eh |

Table 40. USCI_A2 Registers (Base Address: 0640h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|------------|--------|
| USCI control 1 | UCA2CTL1 | 00h |
| USCI control 0 | UCA2CTL0 | 01h |
| USCI baud rate 0 | UCA2BR0 | 06h |
| USCI baud rate 1 | UCA2BR1 | 07h |
| USCI modulation control | UCA2MCTL | 08h |
| USCI status | UCA2STAT | 0Ah |
| USCI receive buffer | UCA2RXBUF | 0Ch |
| USCI transmit buffer | UCA2TXBUF | 0Eh |
| USCI LIN control | UCA2ABCTL | 10h |
| USCI IrDA transmit control | UCA2IRTCTL | 12h |
| USCI IrDA receive control | UCA2IRRCTL | 13h |
| USCI interrupt enable | UCA2IE | 1Ch |
| USCI interrupt flags | UCA2IFG | 1Dh |
| USCI interrupt vector word | UCA2IV | 1Eh |

Table 41. USCI_B2 Registers (Base Address: 0660h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1 | UCB2CTL1 | 00h |
| USCI synchronous control 0 | UCB2CTL0 | 01h |
| USCI synchronous bit rate 0 | UCB2BR0 | 06h |
| USCI synchronous bit rate 1 | UCB2BR1 | 07h |
| USCI synchronous status | UCB2STAT | 0Ah |
| USCI synchronous receive buffer | UCB2RXBUF | 0Ch |
| USCI synchronous transmit buffer | UCB2TXBUF | 0Eh |
| USCI I2C own address | UCB2I2COA | 10h |
| USCI I2C slave address | UCB2I2CSA | 12h |
| USCI interrupt enable | UCB2IE | 1Ch |
| USCI interrupt flags | UCB2IFG | 1Dh |
| USCI interrupt vector word | UCB2IV | 1Eh |



Table 42. USCI_A3 Registers (Base Address: 0680h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------|------------|--------|
| USCI control 1 | UCA3CTL1 | 00h |
| USCI control 0 | UCA3CTL0 | 01h |
| USCI baud rate 0 | UCA3BR0 | 06h |
| USCI baud rate 1 | UCA3BR1 | 07h |
| USCI modulation control | UCA3MCTL | 08h |
| USCI status | UCA3STAT | 0Ah |
| USCI receive buffer | UCA3RXBUF | 0Ch |
| USCI transmit buffer | UCA3TXBUF | 0Eh |
| USCI LIN control | UCA3ABCTL | 10h |
| USCI IrDA transmit control | UCA3IRTCTL | 12h |
| USCI IrDA receive control | UCA3IRRCTL | 13h |
| USCI interrupt enable | UCA3IE | 1Ch |
| USCI interrupt flags | UCA3IFG | 1Dh |
| USCI interrupt vector word | UCA3IV | 1Eh |

Table 43. USCI_B3 Registers (Base Address: 06A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1 | UCB3CTL1 | 00h |
| USCI synchronous control 0 | UCB3CTL0 | 01h |
| USCI synchronous bit rate 0 | UCB3BR0 | 06h |
| USCI synchronous bit rate 1 | UCB3BR1 | 07h |
| USCI synchronous status | UCB3STAT | 0Ah |
| USCI synchronous receive buffer | UCB3RXBUF | 0Ch |
| USCI synchronous transmit buffer | UCB3TXBUF | 0Eh |
| USCI I2C own address | UCB3I2COA | 10h |
| USCI I2C slave address | UCB3I2CSA | 12h |
| USCI interrupt enable | UCB3IE | 1Ch |
| USCI interrupt flags | UCB3IFG | 1Dh |
| USCI interrupt vector word | UCB3IV | 1Eh |



Table 44. ADC12_A Registers (Base Address: 0700h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|--------------------------------|-------------|--------|
| Control register 0 | ADC12CTL0 | 00h |
| Control register 1 | ADC12CTL1 | 02h |
| Control register 2 | ADC12CTL2 | 04h |
| Interrupt-flag register | ADC12IFG | 0Ah |
| Interrupt-enable register | ADC12IE | 0Ch |
| Interrupt-vector-word register | ADC12IV | 0Eh |
| ADC memory-control register 0 | ADC12MCTL0 | 10h |
| ADC memory-control register 1 | ADC12MCTL1 | 11h |
| ADC memory-control register 2 | ADC12MCTL2 | 12h |
| ADC memory-control register 3 | ADC12MCTL3 | 13h |
| ADC memory-control register 4 | ADC12MCTL4 | 14h |
| ADC memory-control register 5 | ADC12MCTL5 | 15h |
| ADC memory-control register 6 | ADC12MCTL6 | 16h |
| ADC memory-control register 7 | ADC12MCTL7 | 17h |
| ADC memory-control register 8 | ADC12MCTL8 | 18h |
| ADC memory-control register 9 | ADC12MCTL9 | 19h |
| ADC memory-control register 10 | ADC12MCTL10 | 1Ah |
| ADC memory-control register 11 | ADC12MCTL11 | 1Bh |
| ADC memory-control register 12 | ADC12MCTL12 | 1Ch |
| ADC memory-control register 13 | ADC12MCTL13 | 1Dh |
| ADC memory-control register 14 | ADC12MCTL14 | 1Eh |
| ADC memory-control register 15 | ADC12MCTL15 | 1Fh |
| Conversion memory 0 | ADC12MEM0 | 20h |
| Conversion memory 1 | ADC12MEM1 | 22h |
| Conversion memory 2 | ADC12MEM2 | 24h |
| Conversion memory 3 | ADC12MEM3 | 26h |
| Conversion memory 4 | ADC12MEM4 | 28h |
| Conversion memory 5 | ADC12MEM5 | 2Ah |
| Conversion memory 6 | ADC12MEM6 | 2Ch |
| Conversion memory 7 | ADC12MEM7 | 2Eh |
| Conversion memory 8 | ADC12MEM8 | 30h |
| Conversion memory 9 | ADC12MEM9 | 32h |
| Conversion memory 10 | ADC12MEM10 | 34h |
| Conversion memory 11 | ADC12MEM11 | 36h |
| Conversion memory 12 | ADC12MEM12 | 38h |
| Conversion memory 13 | ADC12MEM13 | 3Ah |
| Conversion memory 14 | ADC12MEM14 | 3Ch |
| Conversion memory 15 | ADC12MEM15 | 3Eh |



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

| Voltage applied at V_{CC} to V_{SS} | –0.3 V to 4.1 V |
|---|-----------------------------------|
| Voltage applied to any pin (excluding VCORE) ⁽²⁾ | -0.3 V to V _{CC} + 0.3 V |
| Diode current at any device pin | ±2 mA |
| Storage temperature range, T _{stg} ⁽³⁾ | −55°C to 105°C |
| Maximum junction temperature, T _J | 95°C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. VCORE is for internal device use only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Thermal Packaging Characteristics

| | | | | VALUE | UNIT |
|---------------|---|-------------------------|-----------|-------|------|
| | | | QFP (PZ) | 50.1 | |
| | | Low-K board (JESD51-3) | QFP (PN) | 57.9 | |
| θ_{JA} | | | BGA (ZQW) | 60 | 0000 |
| | Junction-to-ambient thermal resistance, still air | | QFP (PZ) | 40.8 | °C/W |
| | | High-K board (JESD51-7) | QFP (PN) | 37.9 | |
| | | | BGA (ZQW) | 42 | |
| | Junction-to-case thermal resistance | | QFP (PZ) | 8.9 | |
| θ_{JC} | | | QFP (PN) | 10.3 | °C/W |
| | | | BGA (ZQW) | 8 | |

Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|---|---|--|-----|-----|------|---------|
| V _{CC} | Supply voltage during program execution $(AV_{CC} = DV_{CC1/2/3/4} = DV_{CC})^{(1)(2)}$ | and flash programming | 1.8 | | 3.6 | ٧ |
| V_{SS} | Supply voltage (AV _{SS} = DV _{SS1/2/3/4} = DV _S | s) | | 0 | | ٧ |
| T _A | Operating free-air temperature | -40 | | 85 | °C | |
| T_{J} | Operating junction temperature | -40 | | 85 | °C | |
| C _{VCORE} | Recommended capacitor at VCORE | | 470 | | nF | |
| C _{DVCC} / C _{VCORE} | Capacitor ratio of DVCC to VCORE | | 10 | | | |
| | | PMMCOREVx = 0, 1.8 V ≤ V _{CC} ≤ 3.6 V | 0 | | 8.0 | |
| | Processor frequency (maximum MCLK | PMMCOREVx = 1, 2.0 V ≤ V _{CC} ≤ 3.6 V | 0 | | 12.0 | N 41 1- |
| f _{SYSTEM} | Processor frequency (maximum MCLK frequency) ⁽³⁾ (see Figure 1) | PMMCOREVx = 2, 2.2 V ≤ V _{CC} ≤ 3.6 V | N | MHz | | |
| | | PMMCOREVx = 3, 2.4 V ≤ V _{CC} ≤ 3.6 V | 0 | | 25.0 | |


⁽¹⁾ It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

⁽²⁾ The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the PMM, SVS High Side threshold parameters for the exact values and further details.

⁽³⁾ The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.

⁽⁴⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





The numbers within the fields denote the supported PMMCOREVx settings.

Figure 1. Frequency vs Supply Voltage



Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) (1)(2)(3)

| | | | | FREQUENCY $(f_{DCO} = f_{MCLK} = f_{SMCLK})$ | | | | | | | | | | |
|-------------------------|------------------|-----------------|-------------------|--|------|-------|------|--------|-----|--------|-----|--------|------|------|
| PARAMETER | EXECUTION MEMORY | V _{CC} | PMMCOREV x | 1 N | lHz | 8 MHz | | 12 MHz | | 20 MHz | | 25 MHz | | UNIT |
| | III EIII OKT | | | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | |
| | | | 0 | 0.29 | 0.33 | 1.84 | 2.08 | | | | | | | |
| | Flash 3.0 V | 201/ | 1 | 0.32 | | 2.08 | | 3.10 | | | | | | |
| I _{AM} , Flash | | 3.0 V | 2 | 0.33 | | 2.24 | | 3.50 | | 6.37 | | | | mA |
| | | | 3 | 0.35 | | 2.36 | | 3.70 | | 6.75 | | 8.90 | 9.60 | |
| | | | 0 | 0.17 | 0.19 | 0.88 | 0.99 | | | | | | | |
| | RAM 3.0 V | 201/ | 1 | 0.18 | | 1.00 | | 1.47 | | | | | | |
| I _{AM, RAM} | | 3.0 V | 2 | 0.19 | | 1.13 | | 1.68 | | 2.82 | | | | mA |
| | | | 3 | 0.20 | | 1.20 | | 1.78 | | 3.00 | | 4.50 | 4.90 | |

All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

Characterized with program executing typical data processing. $f_{ACLK} = 32768$ Hz, $f_{DCO} = f_{MCLK} = f_{SMCLK}$ at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

| | PARAMETER | V | PMMCOREVx | -40 | -40°C 25°C | | °C | 60°C | | 85°C | | UNIT |
|-------------------------|--|-----------------|---------------|------|------------|------|------|------|------|------|------|------|
| | PARAMETER | V _{CC} | PIVIIVICOREVX | TYP | MAX | TYP | MAX | TYP | MAX | TYP | MAX | UNIT |
| | Low-power mode 0 ⁽³⁾ | 2.2 V | 0 | 69 | 93 | 69 | 93 | 69 | 93 | 69 | 93 | |
| I _{LPM0,1MHz} | (4) | 3.0 V | 3 | 73 | 100 | 73 | 100 | 73 | 100 | 73 | 100 | μA |
| | Low-power mode 2 ⁽⁵⁾ | 2.2 V | 0 | 11 | 15.5 | 11 | 15.5 | 11 | 15.5 | 11 | 15.5 | |
| I _{LPM2} | (4) | 3.0 V | 3 | 11.7 | 17.5 | 11.7 | 17.5 | 11.7 | 17.5 | 11.7 | 17.5 | μΑ |
| | | | 0 | 1.4 | | 1.7 | | 2.6 | | 6.6 | | |
| | | 2.2 V | 1 | 1.5 | | 1.8 | | 2.9 | | 9.9 | | |
| | | | 2 | 1.5 | | 2.0 | | 3.3 | | 10.1 | | |
| I _{LPM3,XT1LF} | Low-power mode 3, crystal mode (6) (4) | 3.0 V | 0 | 1.8 | | 2.1 | 2.4 | 2.8 | | 7.1 | 13.6 | μΑ |
| | | | 1 | 1.8 | | 2.3 | | 3.1 | | 10.5 | | |
| | | | 2 | 1.9 | | 2.4 | | 3.5 | | 10.6 | | |
| | | | 3 | 2.0 | | 2.3 | 2.6 | 3.9 | | 11.8 | 14.8 | |
| | | | 0 | 1.0 | | 1.2 | 1.42 | 2.0 | | 5.8 | 12.9 | |
| | Low-power mode 3, | 3.0 V | 1 | 1.0 | | 1.3 | | 2.3 | | 6.0 | | |
| I _{LPM3,VLO} | VLO mode ⁽⁷⁾⁽⁴⁾ | 3.0 V | 2 | 1.1 | | 1.4 | | 2.8 | | 6.2 | | μA |
| | | | 3 | 1.2 | | 1.4 | 1.62 | 3.0 | | 6.2 | 13.9 | |
| | | | 0 | 1.1 | | 1.2 | 1.35 | 1.9 | | 5.7 | 12.9 | |
| | Low power mode 4 (8) (4) | 201/ | 1 | 1.2 | | 1.2 | | 2.2 | | 5.9 | | μA |
| I _{LPM4} | Low-power mode 4 ⁽⁸⁾⁽⁴⁾ | 3.0 V | 2 | 1.3 | | 1.3 | | 2.6 | | 6.1 | | |
| | | | 3 | 1.3 | | 1.3 | 1.52 | 2.9 | | 6.2 | 13.9 | |
| I _{LPM4.5} | Low-power mode 4.5 ⁽⁹⁾ | 3.0 V | | 0.10 | | 0.10 | 0.13 | 0.20 | | 0.50 | 1.14 | μΑ |

- (1) All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz
- (4) Current for brownout, high side supervisor (SVS_H) normal mode included. Low side supervisor and monitors disabled (SVS_L, SVM_L). High side monitor disabled (SVM_H). RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz; DCO setting = 1 MHz operation, DCO bias generator enabled.
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = f_{VLO}, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz
- (9) Internal regulator disabled. No data retention.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); fDCO = fACLK = fMCLK = 0 MHz



Schmitt-Trigger Inputs – General Purpose I/O(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|------|-----|------|------|
| V | Desitive gains input threehold valtege | | 1.8 V | 0.80 | | 1.40 | V |
| V _{IT+} | Positive-going input threshold voltage | | 3 V | 1.50 | | 2.10 | V |
| ., | Negative going input threehold valtage | | 1.8 V | 0.45 | | 1.00 | V |
| V _{IT} | Negative-going input threshold voltage | | 3 V | 0.75 | | 1.65 | V |
| V | Leavet well-are level-area's (M | | 1.8 V | 0.3 | | 0.85 | V |
| V _{hys} | Input voltage hysteresis (V _{IT+} – V _{IT-}) | | 3 V | 0.4 | | 1.0 | V |
| R _{Pull} | Pullup or pulldown resistor ⁽²⁾ | For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$ | | 20 | 35 | 50 | kΩ |
| C_{I} | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | рF |

Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN). Also applies to the RST pin when the pullup or pulldown resistor is enabled.

Inputs – Ports P1 and P2(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | MAX | UNIT |
|-----------------|-------------------------------|--|-----------------|-----|-----|------|
| t _{(i} | External interrupt timing (2) | Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag | 2.2 V, 3 V | 20 | | ns |

Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

Leakage Current – General Purpose I/O

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | MAX | UNIT |
|------------------------|--------------------------------|-----------------|-----------------|-----|-----|------|
| I _{lkg(Px.y)} | High-impedance leakage current | (1) (2) | 1.8 V, 3 V | | ±50 | nA |

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

An external signal sets the interrupt flag every time the minimum interrupt pulse duration t(int) is met. It may be set by trigger signals shorter than t_(int).

The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is



Outputs - General Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | MAX | UNIT |
|--------------------------------------|---------------------------|---|-----------------|------------------------|------------------------|------|
| | | $I_{(OHmax)} = -3 \text{ mA}^{(1)}$ | 1.8 V | V _{CC} - 0.25 | V_{CC} | |
| V _{OH} High-level output vo | | $I_{(OHmax)} = -10 \text{ mA}^{(2)}$ | 1.0 V | V _{CC} - 0.60 | V_{CC} |] |
| | High-level output voltage | $I_{(OHmax)} = -5 \text{ mA}^{(1)}$ | 2.1/ | V _{CC} - 0.25 | V_{CC} | |
| | | $I_{(OHmax)} = -15 \text{ mA}^{(2)}$ | 3 V | V _{CC} - 0.60 | V _{CC} | |
| | | $I_{(OLmax)} = 3 \text{ mA}^{(1)}$ | 1.8 V | V _{SS} | V _{SS} + 0.25 | V |
| V | | $I_{(OLmax)} = 10 \text{ mA}^{(2)}$ | 1.6 V | V _{SS} | $V_{SS} + 0.60$ | |
| V _{OL} | Low-level output voltage | $I_{(OLmax)} = 5 \text{ mA}^{(1)}$ | 3 V | V _{SS} | V _{SS} + 0.25 | |
| | | I _(OLmax) = 15 mA ⁽²⁾ | 3 V | V _{SS} | V _{SS} + 0.60 | |

⁽¹⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Outputs - General Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | MAX | UNIT |
|---|-------------------------------------|--|------------------------|------------------------|------------------------|------|
| | | $I_{(OHmax)} = -1 \text{ mA}^{(2)}$ | 1.8 V | V _{CC} - 0.25 | V_{CC} | |
| V _{OH} High-level output voltage | $I_{(OHmax)} = -3 \text{ mA}^{(3)}$ | 1.6 V | V _{CC} - 0.60 | V_{CC} | 1 V I | |
| | $I_{(OHmax)} = -2 \text{ mA}^{(2)}$ | 201/ | V _{CC} - 0.25 | V^{CC} | | |
| | | $I_{\text{(OHmax)}} = -6 \text{ mA}^{(3)}$ | 3.0 V | V _{CC} - 0.60 | V_{CC} | |
| | | $I_{(OLmax)} = 1 \text{ mA}^{(2)}$ | 4.0.1/ | V _{SS} | V _{SS} + 0.25 | V |
| ., | | $I_{(OLmax)} = 3 \text{ mA}^{(3)}$ | 1.8 V | V _{SS} | $V_{SS} + 0.60$ | |
| V _{OL} | Low-level output voltage | I _(OLmax) = 2 mA ⁽²⁾ | 201/ | V _{SS} | V _{SS} + 0.25 | |
| | | I _(OLmax) = 6 mA ⁽³⁾ | 3.0 V | V _{SS} | V _{SS} + 0.60 | |

⁽¹⁾ Selecting reduced drive strength may reduce EMI.

Output Frequency – General Purpose I/O

| | PARAMETER | TEST CO | ONDITIONS | MIN MAX | UNIT | |
|-----------------------|--------------------------------------|--|---|---------|------|--|
| | Port output frequency (with load) | P1.6/SMCLK ⁽¹⁾ ⁽²⁾ | V _{CC} = 1.8 V, PMMCOREVx = 0 | 16 | MHz | |
| | | P1.6/SWICER (*/ C) | V _{CC} = 3 V, PMMCOREVx = 3 | 25 | | |
| (Obel estet (common | | P1.0/TA0CLK/ACLK P1.6/SMCLK | V _{CC} = 1.8 V, PMMCOREVx = 0 | 16 | | |
| f _{Port_CLK} | Clock output frequency | $P2.0/TA1CLK/MCLK$ $C_{L} = 20 \text{ pF}^{(2)}$ | V _{CC} = 3 V, PMMCOREVx = 3 | 25 | MHz | |

⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω . For reduced drive strength, R1 = 1.6 k Ω . C_L = 20 pF is connected to the output to V_{SS} .

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.


⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)







TYPICAL LOW-LEVEL OUTPUT CURRENT



TYPICAL HIGH-LEVEL OUTPUT CURRENT



TYPICAL HIGH-LEVEL OUTPUT CURRENT






Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TYPICAL LOW-LEVEL OUTPUT CURRENT



TYPICAL LOW-LEVEL OUTPUT CURRENT





Figure 7.

TYPICAL HIGH-LEVEL OUTPUT CURRENT



TYPICAL HIGH-LEVEL OUTPUT CURRENT




Figure 9.



Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TY | P MAX | UNIT | |
|------------------------|--|--|-----------------|----------|-------|------|--|
| | | $ \begin{aligned} f_{OSC} &= 32768 \text{ Hz, XTS} = 0, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 1, \\ T_A &= 25^{\circ}\text{C} \end{aligned} $ | | 0.07 | 5 | | |
| ΔI _{DVCC.LF} | Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode | $ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 2, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $ | 3.0 V | 0.17 | 0 | μΑ | |
| | | $\label{eq:fosc} \begin{array}{l} f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ \text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ T_A = 25^{\circ}\text{C} \end{array}$ | | 0.29 | 0 | | |
| f _{XT1,LF0} | XT1 oscillator crystal frequency, LF mode | XTS = 0, XT1BYPASS = 0 | | 3276 | 3 | Hz | |
| f _{XT1,LF,SW} | XT1 oscillator logic-level square- wave input frequency, LF mode | XTS = 0, XT1BYPASS = 1 (2) (3) | | 10 32.76 | 3 50 | kHz | |
| OA _{LF} | Oscillation allowance for | $ \begin{aligned} &XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &f_{XT1,LF} = 32768 \; Hz, C_{L,eff} = 6 \; pF \end{aligned} $ | | 21 | 0 | kΩ | |
| OALF | LF crystals ⁽⁴⁾ | $\begin{split} XTS &= 0, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ f_{XT1,LF} &= 32768 \text{ Hz}, C_{L,eff} = 12 \text{ pF} \end{split}$ | | 30 | 0 | K22 | |
| | | $XTS = 0$, $XCAPx = 0^{(6)}$ | 2 | 2 | | | |
| C | Integrated effective load | XTS = 0, $XCAPx = 1$ | | 5. | 5 | pF | |
| $C_{L,eff}$ | capacitance, LF mode ⁽⁵⁾ | XTS = 0, $XCAPx = 2$ | 8.5 | | 5 | ρı | |
| | | XTS = 0, $XCAPx = 3$ | | 12. |) | | |
| | Duty cycle, LF mode | $XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768$ Hz | | 30 | 70 | % | |
| f _{Fault,LF} | Oscillator fault frequency, LF mode (7) | $XTS = 0^{(8)}$ | | 10 | 10000 | Hz | |
| t | Startup time I E mode | $\begin{split} f_{OSC} &= 32768 \text{ Hz, XTS} = 0, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,eff} = 6 \text{ pF} \end{split}$ | 3.0 V | 100 | 0 | | |
| t _{START,LF} | Startup time, LF mode | $\begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3,\\ &T_{A} = 25^{\circ}\text{C, C}_{L,\text{eff}} = 12 \text{ pF} \end{aligned}$ | 3.0 V | 50 |) | ms | |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - (a) For XT1DRIVEx = 0, $C_{L.eff} \le 6 \text{ pF}$.
 - (b) For XT1DRIVEx = 1, 6 pF \leq C_{L,eff} \leq 9 pF.
 - (c) For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF.
 - (d) For XT1DRIVEx = 3, $C_{L,eff} \ge 6 \text{ pF}$.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Crystal Oscillator, XT1, High-Frequency Mode⁽¹⁾

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT | |
|------------------------|---|---|-----------------|-----|-----|-----|------|--|
| | XT1 oscillator crystal current, HF mode | $ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &XTS = 1, XOSCOFF = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &T_A = 25^{\circ}C \end{aligned} $ | | | 200 | | | |
| 1 | | $ \begin{cases} f_{OSC} = 12 \text{ MHz,} \\ \text{XTS} = 1, \text{XOSCOFF} = 0, \\ \text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 1, \\ T_A = 25^{\circ}\text{C} \end{cases} $ | - 3.0 V | | 260 | | | |
| IDVCC.HF | | $ \begin{aligned} &f_{OSC} = 20 \text{ MHz,} \\ &\text{XTS} = 1, \text{ XOSCOFF} = 0, \\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 2, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $ | 3.0 V | | 325 | | μА | |
| | | $ \begin{aligned} &f_{OSC} = 32 \text{ MHz,} \\ &\text{XTS} = 1, \text{ XOSCOFF} = 0, \\ &\text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $ | | | 450 | | | |
| f _{XT1,HF0} | XT1 oscillator crystal frequency, HF mode 0 | XTS = 1, XT1BYPASS = 0, $XT1DRIVEx = 0$ ⁽²⁾ | | 4 | | 8 | MHz | |
| f _{XT1,HF1} | XT1 oscillator crystal frequency, HF mode 1 | XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 1 ⁽²⁾ | | 8 | | 16 | MHz | |
| f _{XT1,HF2} | XT1 oscillator crystal frequency, HF mode 2 | XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 2 ⁽²⁾ | | 16 | | 24 | MHz | |
| f _{XT1,HF3} | XT1 oscillator crystal frequency, HF mode 3 | XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 3 ⁽²⁾ | | 24 | | 32 | MHz | |
| f _{XT1,HF,SW} | XT1 oscillator logic-level square- wave input frequency, HF mode, bypass mode | XTS = 1, XT1BYPASS = 1 ⁽³⁾⁽²⁾ | | 0.7 | | 32 | MHz | |
| | | $\begin{split} &XTS = 1,\\ &XT1BYPASS = 0, XT1DRIVEx = 0,\\ &f_{XT1,HF} = 6\;MHz, C_{L,eff} = 15\;pF \end{split}$ | | | 450 | | | |
| OA _{HF} | Oscillation allowance for | $\begin{split} XTS &= 1, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ f_{XT1,HF} &= 12 \text{ MHz}, C_{L,eff} = 15 \text{ pF} \end{split}$ | | | 320 | | Ω | |
| OAHF | HF crystals ⁽⁴⁾ | $\begin{split} &\text{XTS} = 1, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 2, \\ &\text{f}_{\text{XT1,HF}} = 20 \text{ MHz}, \text{C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$ | | | 200 | | 12 | |
| | | $\begin{tabular}{ll} XTS = 1, \\ XT1BYPASS = 0, XT1DRIVEx = 3, \\ f_{XT1,HF} = 32 \ MHz, C_{L,eff} = 15 \ pF \end{tabular}$ | | | 200 | | | |
| | Orași de LIE | $\begin{split} f_{OSC} &= 6 \text{ MHz, XTS} = 1, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C, C}_{L,\text{eff}} = 15 \text{ pF} \end{split}$ | 3.0 V | | 0.5 | | | |
| t _{START,HF} | Startup time, HF mode | | 3.0 V | | 0.3 | | ms | |

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
 - (a) Keep the traces between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

 (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.



Crystal Oscillator, XT1, High-Frequency Mode⁽¹⁾ (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|-----------------|-----|-----|-----|------|
| $C_{L,eff}$ | Integrated effective load capacitance, HF mode (5) (6) | XTS = 1 | | | 1 | | pF |
| | Duty cycle, HF mode | XTS = 1, Measured at ACLK, f _{XT1,HF2} = 20 MHz | | 40 | 50 | 60 | % |
| f _{Fault,HF} | Oscillator fault frequency, HF mode ⁽⁷⁾ | XTS = 1 ⁽⁸⁾ | | 30 | | 300 | kHz |

- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

Crystal Oscillator, XT2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT | |
|------------------------|--|--|-----------------|-----|-----|-----|------|--|
| | | $\begin{aligned} f_{OSC} &= 4 \text{ MHz, XT2OFF} = 0, \\ \text{XT2BYPASS} &= 0, \text{XT2DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C} \end{aligned}$ | | | 200 | | | |
| | XT2 oscillator crystal current consumption | $ \begin{aligned} &f_{OSC} = 12 \text{ MHz, } XT2OFF = 0, \\ &XT2BYPASS = 0, XT2DRIVEx = 1, \\ &T_A = 25^{\circ}C \end{aligned} $ | 3.0 V | | 260 | | μΑ | |
| IDVCC.XT2 | | $ \begin{aligned} &f_{OSC} = 20 \text{ MHz, } XT2OFF = 0, \\ &XT2BYPASS = 0, XT2DRIVEx = 2, \\ &T_A = 25^{\circ}C \end{aligned} $ | | | 325 | | | |
| | | $ \begin{aligned} &f_{OSC} = 32 \text{ MHz, } XT2OFF = 0, \\ &XT2BYPASS = 0, XT2DRIVEx = 3, \\ &T_A = 25^{\circ}C \end{aligned} $ | | | 450 | | | |
| f _{XT2,HF0} | XT2 oscillator crystal frequency, mode 0 | XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾ | | 4 | | 8 | MHz | |
| f _{XT2,HF1} | XT2 oscillator crystal frequency, mode 1 | XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾ | | 8 | | 16 | MHz | |
| f _{XT2,HF2} | XT2 oscillator crystal frequency, mode 2 | XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾ | | 16 | | 24 | MHz | |
| f _{XT2,HF3} | XT2 oscillator crystal frequency, mode 3 | XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾ | | 24 | | 32 | MHz | |
| f _{XT2,HF,SW} | XT2 oscillator logic-level square- wave input frequency, bypass mode | XT2BYPASS = 1 (4) (3) | | 0.7 | | 32 | MHz | |

(a) Keep the traces between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

- (d) Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
- (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
- (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.

⁽¹⁾ Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.

⁽²⁾ To improve EMI on the XT2 oscillator the following guidelines should be observed.

⁽c) Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.



Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾ (2)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|---|---|-----------------|-----|-----|-----|------|
| | | $XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF | | | 450 | | |
| OA _{HF} | Oscillation allowance for | $XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF | | | 320 | | Ω |
| | HF crystals ⁽⁵⁾ | $XT2DRIVEx = 2$, $XT2BYPASS = 0$, $f_{XT2,HF2} = 20$ MHz, $C_{L,eff} = 15$ pF | | | 200 | | 77 |
| | | $XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF | | | 200 | | |
| | Startup time | $\begin{split} f_{OSC} &= 6 \text{ MHz} \\ \text{XT2BYPASS} &= 0, \text{XT2DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C}, \text{ C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$ | 3.0 V | | 0.5 | | ms |
| ^t START,HF | | f_{OSC} = 20 MHz XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C, $C_{L,eff}$ = 15 pF | 3.0 V | | 0.3 | | 1115 |
| $C_{L,eff}$ | Integrated effective load capacitance, HF mode (6)(1) | | | | 1 | | pF |
| | Duty cycle | Measured at ACLK, f _{XT2,HF2} = 20 MHz | | 40 | 50 | 60 | % |
| f _{Fault,HF} | Oscillator fault frequency ⁽⁷⁾ | XT2BYPASS = 1 ⁽⁸⁾ | | 30 | | 300 | kHz |

- Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|--------------------|------------------------------------|---------------------------------|-----------------|-----|-----|-----|------|
| f_{VLO} | VLO frequency | Measured at ACLK | 1.8 V to 3.6 V | 6 | 9.4 | 14 | kHz |
| df_{VLO}/d_{T} | VLO frequency temperature drift | Measured at ACLK ⁽¹⁾ | 1.8 V to 3.6 V | | 0.5 | | %/°C |
| df_{VLO}/dV_{CC} | VLO frequency supply voltage drift | Measured at ACLK ⁽²⁾ | 1.8 V to 3.6 V | | 4 | | %/V |
| | Duty cycle | Measured at ACLK | 1.8 V to 3.6 V | 40 | 50 | 60 | % |

- $(1) \quad \text{Calculated using the box method: } (\text{MAX}(\text{-40 to 85}^{\circ}\text{C}) \text{MIN}(\text{-40 to 85}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ \text{MIN}(\text{-40 to 85}^{\circ}\text{C}) \ / \ (85^{\circ}\text{C} (\text{-40}^{\circ}\text{C})) \ / \ (85^{\circ}\text{C} (\text{-4$
- Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)

Internal Reference, Low-Frequency Oscillator (REFO)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TY | P MAX | UNIT |
|---------------------|-------------------------------------|---------------------------------|-----------------|--------|-------|------|
| I _{REFO} | REFO oscillator current consumption | T _A = 25°C | 1.8 V to 3.6 V | | 3 | μΑ |
| f _{REFO} | REFO frequency calibrated | Measured at ACLK | 1.8 V to 3.6 V | 3276 | 88 | Hz |
| | REFO absolute tolerance calibrated | Full temperature range | 1.8 V to 3.6 V | | ±3.5 | % |
| | | T _A = 25°C | 3 V | | ±1.5 | % |
| df_{REFO}/d_{T} | REFO frequency temperature drift | Measured at ACLK ⁽¹⁾ | 1.8 V to 3.6 V | 0.0 |)1 | %/°C |
| df_{REFO}/dV_{CC} | REFO frequency supply voltage drift | Measured at ACLK (2) | 1.8 V to 3.6 V | 1 | .0 | %/V |
| | Duty cycle | Measured at ACLK | 1.8 V to 3.6 V | 40 ! | 50 60 | % |
| t _{START} | REFO startup time | 40%/60% duty cycle | 1.8 V to 3.6 V | 2 | 25 | μs |

- Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)



DCO Frequency

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|--|--|------|-----|------|-------|
| f _{DCO(0,0)} | DCO frequency (0, 0) ⁽¹⁾ | DCORSELx = 0, DCOx = 0, MODx = 0 | 0.07 | | 0.20 | MHz |
| f _{DCO(0,31)} | DCO frequency (0, 31) ⁽¹⁾ | DCORSELx = 0, $DCOx = 31$, $MODx = 0$ | 0.70 | | 1.70 | MHz |
| f _{DCO(1,0)} | DCO frequency (1, 0) ⁽¹⁾ | DCORSELx = 1, $DCOx = 0$, $MODx = 0$ | 0.15 | | 0.36 | MHz |
| f _{DCO(1,31)} | DCO frequency (1, 31) ⁽¹⁾ | DCORSELx = 1, DCOx = 31, MODx = 0 | 1.47 | | 3.45 | MHz |
| f _{DCO(2,0)} | DCO frequency (2, 0) ⁽¹⁾ | DCORSELx = 2, $DCOx = 0$, $MODx = 0$ | 0.32 | | 0.75 | MHz |
| f _{DCO(2,31)} | DCO frequency (2, 31) ⁽¹⁾ | DCORSELx = 2, DCOx = 31, MODx = 0 | 3.17 | | 7.38 | MHz |
| f _{DCO(3,0)} | DCO frequency (3, 0) ⁽¹⁾ | DCORSELx = 3, $DCOx = 0$, $MODx = 0$ | 0.64 | | 1.51 | MHz |
| f _{DCO(3,31)} | DCO frequency (3, 31) ⁽¹⁾ | DCORSELx = 3, DCOx = 31, MODx = 0 | 6.07 | | 14.0 | MHz |
| f _{DCO(4,0)} | DCO frequency (4, 0) ⁽¹⁾ | DCORSELx = 4, DCOx = 0, MODx = 0 | 1.3 | | 3.2 | MHz |
| f _{DCO(4,31)} | DCO frequency (4, 31) ⁽¹⁾ | DCORSELx = 4, DCOx = 31, MODx = 0 | 12.3 | | 28.2 | MHz |
| f _{DCO(5,0)} | DCO frequency (5, 0) ⁽¹⁾ | DCORSELx = 5, DCOx = 0, MODx = 0 | 2.5 | | 6.0 | MHz |
| f _{DCO(5,31)} | DCO frequency (5, 31) ⁽¹⁾ | DCORSELx = 5, DCOx = 31, MODx = 0 | 23.7 | | 54.1 | MHz |
| f _{DCO(6,0)} | DCO frequency (6, 0) ⁽¹⁾ | DCORSELx = 6, DCOx = 0, MODx = 0 | 4.6 | | 10.7 | MHz |
| f _{DCO(6,31)} | DCO frequency (6, 31) ⁽¹⁾ | DCORSELx = 6, DCOx = 31, MODx = 0 | 39.0 | | 88.0 | MHz |
| f _{DCO(7,0)} | DCO frequency (7, 0) ⁽¹⁾ | DCORSELx = 7, DCOx = 0, MODx = 0 | 8.5 | | 19.6 | MHz |
| f _{DCO(7,31)} | DCO frequency (7, 31) ⁽¹⁾ | DCORSELx = 7, DCOx = 31, MODx = 0 | 60 | | 135 | MHz |
| S _{DCORSEL} | Frequency step between range DCORSEL and DCORSEL + 1 | $S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$ | 1.2 | | 2.3 | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO + 1 | $S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$ | 1.02 | | 1.12 | ratio |
| | Duty cycle | Measured at SMCLK | 40 | 50 | 60 | % |
| df _{DCO} /dT | DCO frequency temperature drift ⁽²⁾ | f _{DCO} = 1 MHz | | 0.1 | | %/°C |
| df _{DCO} /dV _{CC} | DCO frequency voltage drift ⁽³⁾ | f _{DCO} = 1 MHz | | 1.9 | | %/V |

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO} , should be set to reside within the range of $f_{DCO(n, 0),MAX} \le f_{DCO} \le f_{DCO(n, 31),MIN}$, where $f_{DCO(n, 0),MAX}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and $f_{DCO(n, 31),MIN}$ represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- Calculated using the box method: (MAX(-40 to 85° C) MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C (-40° C)) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)




Figure 10. Typical DCO frequency



PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|--|---|------|------|------|------|
| V(DV _{CC} _BOR_IT-) | BOR _H on voltage, DV _{CC} falling level | $\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$ | | | 1.45 | ٧ |
| V(DV _{CC} _BOR_IT+) | BOR _H off voltage, DV _{CC} rising level | dDV _{CC} /d _t < 3 V/s | 0.80 | 1.30 | 1.50 | ٧ |
| V(DV _{CC} _BOR_hys) | BOR _H hysteresis | | 60 | | 250 | mV |
| t _{RESET} | Pulse length required at RST/NMI pin to accept a reset | | 2 | | | μs |

PMM, Core Voltage

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|----------------------------------|-----|------|-----|------|
| V _{CORE3} (AM) | Core voltage, active mode, PMMCOREV = 3 | 2.4 V ≤ DV _{CC} ≤ 3.6 V | | 1.90 | | V |
| V _{CORE2} (AM) | Core voltage, active mode, PMMCOREV = 2 | 2.2 V ≤ DV _{CC} ≤ 3.6 V | | 1.80 | | V |
| V _{CORE1} (AM) | Core voltage, active mode, PMMCOREV = 1 | 2.0 V ≤ DV _{CC} ≤ 3.6 V | | 1.60 | | V |
| V _{CORE0} (AM) | Core voltage, active mode, PMMCOREV = 0 | 1.8 V ≤ DV _{CC} ≤ 3.6 V | | 1.40 | | V |
| V _{CORE3} (LPM) | Core voltage, low-current mode, PMMCOREV = 3 | 2.4 V ≤ DV _{CC} ≤ 3.6 V | | 1.94 | | V |
| V _{CORE2} (LPM) | Core voltage, low-current mode, PMMCOREV = 2 | 2.2 V ≤ DV _{CC} ≤ 3.6 V | | 1.84 | | V |
| V _{CORE1} (LPM) | Core voltage, low-current mode, PMMCOREV = 1 | 2.0 V ≤ DV _{CC} ≤ 3.6 V | | 1.64 | | V |
| V _{CORE0} (LPM) | Core voltage, low-current mode, PMMCOREV = 0 | 1.8 V ≤ DV _{CC} ≤ 3.6 V | | 1.44 | | V |



PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|------|------|------|-------|
| | | SVSHE = 0, DV _{CC} = 3.6 V | | 0 | | nA |
| I _(SVSH) | SVS current consumption | SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0 | | 200 | | nA |
| | | SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1 | | 1.5 | | μA |
| | | SVSHE = 1, SVSHRVL = 0 | 1.57 | 1.68 | 1.78 | |
| V _(SVSH_IT-) | CVC on voltage level(1) | SVSHE = 1, SVSHRVL = 1 | 1.79 | 1.88 | 1.98 | V |
| | SVS _H on voltage level ⁽¹⁾ | SVSHE = 1, SVSHRVL = 2 | 1.98 | 2.08 | 2.21 | \ \ \ |
| | | SVSHE = 1, SVSHRVL = 3 | 2.10 | 2.18 | 2.31 | |
| | | SVSHE = 1, SVSMHRRL = 0 | 1.62 | 1.74 | 1.85 | |
| | SVS _H off voltage level ⁽¹⁾ | SVSHE = 1, SVSMHRRL = 1 | 1.88 | 1.94 | 2.07 | V |
| | | SVSHE = 1, SVSMHRRL = 2 | 2.07 | 2.14 | 2.28 | |
| \ / | | SVSHE = 1, SVSMHRRL = 3 | 2.20 | 2.30 | 2.42 | |
| V _(SVSH_IT+) | SVS _H on voltage level(1) | SVSHE = 1, SVSMHRRL = 4 | 2.32 | 2.40 | 2.55 | |
| | | SVSHE = 1, SVSMHRRL = 5 | 2.52 | 2.70 | 2.88 | |
| | | SVSHE = 1, SVSMHRRL = 6 | 2.90 | 3.10 | 3.23 | |
| | | SVSHE = 1, SVSMHRRL = 7 | 2.90 | 3.10 | 3.23 | |
| | CVC representation delevi- | SVSHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVSHFP = 1 | | 2.5 | | |
| t _{pd(SVSH)} | SVS _H propagation delay | SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0 | | 20 | | μs |
| | CVC an an aff dalay time | SVSHE = 0 → 1, SVSHFP = 1 | | 12.5 | | |
| t _(SVSH) | SVS _□ on or off delay time | SVSHE = $0 \rightarrow 1$, SVSHFP = 0 | | 100 | | μs |
| dV _{DVCC} /dt | DV _{CC} rise time | | 0 | | 1000 | V/s |

⁽¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.

PMM, SVM High Side

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|------|------|------|------|
| | | SVMHE = 0, DV _{CC} = 3.6 V | | 0 | | nA |
| I _(SVMH) | SVM _H current consumption | SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0 | | 200 | | nA |
| | | SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1 | | 1.5 | | μΑ |
| | | SVMHE = 1, SVSMHRRL = 0 | 1.62 | 1.74 | 1.85 | |
| | | SVMHE = 1, SVSMHRRL = 1 | 1.88 | 1.94 | 2.07 | |
| | | SVMHE = 1, SVSMHRRL = 2 | 2.07 | 2.14 | 2.28 | |
| | | SVMHE = 1, SVSMHRRL = 3 | 2.20 | 2.30 | 2.42 | |
| V _(SVMH) | SVM _H on or off voltage level ⁽¹⁾ | SVMHE = 1, SVSMHRRL = 4 | 2.32 | 2.40 | 2.55 | V |
| | | SVMHE = 1, SVSMHRRL = 5 | 2.52 | 2.70 | 2.88 | |
| | | SVMHE = 1, SVSMHRRL = 6 | 2.90 | 3.10 | 3.23 | |
| | | SVMHE = 1, SVSMHRRL = 7 | 2.90 | 3.10 | 3.23 | |
| | | SVMHE = 1, SVMHOVPE = 1 | | 3.75 | | |
| | CVM propagation dolor | SVMHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVMHFP = 1 | | 2.5 | | |
| t _{pd(SVMH)} | SVM _H propagation delay | SVMHE = 1, dV _{DVCC} /dt = 1 mV/µs, SVMHFP = 0 | | 20 | | μs |
| | C)/M are an eff delevations | SVMHE = 0 → 1, SVMHFP = 1 | | 12.5 | | |
| t _(SVMH) | SVM _H on or off delay time | SVMHE = $0 \rightarrow 1$, SVMHFP = 0 | | 100 | | μs |

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208) on recommended settings and use.



PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------------|--|-----|------|-----|------|
| I _(SVSL) | | SVSLE = 0, PMMCOREV = 2 | | 0 | | nA |
| | SVS _L current consumption | SVSLE = 1, PMMCOREV = 2, SVSLFP = 0 | | 200 | | nA |
| | | SVSLE = 1, PMMCOREV = 2, SVSLFP = 1 | | 1.5 | | μΑ |
| t _{pd(SVSL)} | SVS _L propagation delay | SVSLE = 1, dV _{CORE} /dt = 10 mV/µs, SVSLFP = 1 | | 2.5 | | |
| | | SVSLE = 1, dV _{CORE} /dt = 1 mV/µs, SVSLFP = 0 | | 20 | | μs |
| t _(SVSL) | SVS ₁ on or off delay time | SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10$ mV/ μ s, SVSLFP = 1 | | 12.5 | | |
| | | SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVSLFP = 0 | | 100 | | μs |

PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------------|---|-----|------|-----|------|
| | | SVMLE = 0, PMMCOREV = 2 | | 0 | | nA |
| I _(SVML) | SVM _L current consumption | SVMLE= 1, PMMCOREV = 2, SVMLFP = 0 | | 200 | | nA |
| | | SVMLE= 1, PMMCOREV = 2, SVMLFP = 1 | | 1.5 | | μΑ |
| t _{pd(SVML)} | SVM _L propagation delay | SVMLE = 1, dV _{CORE} /dt = 10 mV/µs, SVMLFP = 1 | | 2.5 | | |
| | | SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu s$, SVMLFP = 0 | | 20 | | μs |
| | SVM _i on or off delay time | SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, $SVMLFP = 1$ | | 12.5 | | |
| t _(SVML) | | SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVMLFP = 0 | | 100 | | μs |

Wake-Up From Low-Power Modes and Reset

| | PARAMETER | TEST CONDITIO | NS | MIN | TYP | MAX | UNIT |
|---|--|---|-----------------------------|-----|-----|-----|------|
| | Wake-up time from LPM2, | PMMCOREV = SVSMLRRL = n | f _{MCLK} ≥ 4.0 MHz | | 3.5 | 7.5 | |
| WAKE-UP-FAST LPM3, or LPM4 to active mode (1) (where n = 0, 1, 2, or 3), SVSLFP = 1 | 1.0 MHz < f _{MCLK} < 4.0 MHz | | 4.5 | 9 | μs | | |
| twake-up-slow | Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾ | PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0 | | | 150 | 165 | μs |
| twake-up-lpm5 | Wake-up time from LPM4.5 to active mode (3) | | | | 2 | 3 | ms |
| t _{WAKE-UP-RESET} | Wake-up time from RST or BOR event to active mode (3) | | | | 2 | 3 | ms |

- (1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). Fastest wakeup times are possible with SVS_L and SVM_L in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).
- (2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). In this case, the SVS_L and SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).
- (3) This value represents the time from the wakeup event to the reset vector execution.



Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|--|-----------------|-----|-----|-----|------|
| f_{TA} | Timer_A input clock frequency | Internal: SMCLK, ACLK, External: TACLK, Duty cycle = 50% ± 10% | 1.8 V/ 3.0 V | | | 25 | MHz |
| t _{TA,cap} | Timer_A capture timing | All capture inputs, Minimum pulse duration required for capture | 1.8 V/ 3.0 V | 20 | | | ns |

Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------|--|-----------------|-----|-----|-----|------|
| f _{TB} | Timer_B input clock frequency | Internal: SMCLK, ACLK, External: TBCLK, Duty cycle = 50% ± 10% | 1.8 V/ 3.0 V | | | 25 | MHz |
| t _{TB,cap} | Timer_B capture timing | All capture inputs, Minimum pulse duration required for capture | 1.8 V/ 3.0 V | 20 | | | ns |

USCI (UART Mode) Recommended Operating Conditions

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-----------------|-----|-----|---------------------|------|
| f _{USCI} | USCI input clock frequency | Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10% | - 55 | | | f _{SYSTEM} | MHz |
| f _{BITCLK} | BITCLK clock frequency (equals baud rate in MBaud) | | | | | 1 | MHz |

USCI (UART Mode)

| 0 117 0 1 0 1 | | | , | |
|---|-----------------|-----|---------|------|
| PARAMETER | V _{CC} | MIN | TYP MAX | UNIT |
| t LIART receive dealitch time (1) | | 50 | 600 | 20 |
| UART receive deglitch time ⁽¹⁾ | 3 V | 50 | 600 | ns |

⁽¹⁾ Pulses on the UART receive input (UCxRX) that are shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.



USCI (SPI Master Mode) Recommended Operating Conditions

| PARAMETER | CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|--|---|-----------------|-----|-----|---------------------|------|
| f _{USCI} USCI input clock frequency | Internal: SMCLK, ACLK Duty cycle = 50% ± 10% | | | | f _{SYSTEM} | MHz |

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 11 and Figure 12)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP M | AX UNIT |
|-----------------------|--|--|-----------------|-----|------------------|-------------------|
| f _{USCI} | USCI input clock frequency | SMCLK, ACLK, Duty cycle = 50% ± 10% | | | f _{SYS} | _{EM} MHz |
| | | PMMCOREV = 0 | 1.8 V | 55 | | 20 |
| | SOMI input data setup time | PIVIVICOREV = 0 | 3.0 V | 38 | | ns |
| t _{SU,MI} | | PMMCOREV = 3 | 2.4 V | 30 | | |
| | | PIVIIVICOREV = 3 | 3.0 V | 25 | | ns |
| | SOMI input data hold time | PMMCOREV = 0 | 1.8 V | 0 | | |
| | | PIVIIVICOREV = 0 | 3.0 V | 0 | | ns |
| t _{HD,MI} | | PMMCOREV = 3 | 2.4 V | 0 | | |
| | | | 3.0 V | 0 | | ns |
| | | UCLK edge to SIMO valid, | 1.8 V | | | 20 |
| | OIMO | C _L = 20 pF, PMMCOREV = 0 | 3.0 V | | | 18 ns |
| t _{VALID,MO} | SIMO output data valid time ⁽²⁾ | UCLK edge to SIMO valid, | 2.4 V | | | 16 |
| | | $C_L = 20 \text{ pF}, PMMCOREV = 3$ | 3.0 V | | | 15 ns |
| t _{HD,MO} | | 0 00 = F PMMOOREV | 1.8 V | -10 | | |
| | OIMO control data haddisaa (3) | $C_L = 20 \text{ pF}, PMMCOREV = 0$ | 3.0 V | -8 | | ns |
| | SIMO output data hold time ⁽³⁾ | 0 00 5 5144005511 0 | 2.4 V | -10 | | |
| | | $C_L = 20 \text{ pF}, PMMCOREV = 3$ | 3.0 V | -8 | | ns |

 $f_{UCXCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \ge \max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}).$ For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 11 and Figure 12.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 11 and Figure 12.






Figure 11. SPI Master Mode, CKPH = 0




Figure 12. SPI Master Mode, CKPH = 1



USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 13 and Figure 14)

| t _{STE,LEAD} STE lead time, STE low to clock PMMCOREV = 0 1.8 V 7 3.0 V 8 8 1.8 V 7 7 7 7 7 7 7 7 7 | | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|---|--------------------------|---|---|-----------------|-----|-----|-----|------|
| t _{STE,LEAD} STE lead time, STE low to clock PMMCOREV = 3 3.0 ∨ 8 2.4 ∨ 7 3.0 ∨ 6 1.8 ∨ 3 3.0 ∨ 3 PMMCOREV = 0 PMMCOREV = 3 3.0 ∨ 3 2.4 ∨ 3 3.0 ∨ 3 PMMCOREV = 0 1.8 ∨ 66 3.0 ∨ 50 3.0 ∨ 30 PMMCOREV = 3 2.4 ∨ 36 3.0 ∨ 30 PMMCOREV = 3 3.0 ∨ 30 PMMCOREV = 3 3.0 ∨ 30 3.0 ∨ 30 PMMCOREV = 3 3.0 ∨ 30 3.0 ∨ 30 PMMCOREV = 3 3.0 ∨ 30 3.0 ∨ 30 1.8 ∨ 30 1.8 ∨ 30 PMMCOREV = 3 3.0 ∨ 5 1.8 ∨ 30 2.4 ∨ 16 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 5 3.0 ∨ 5 1.8 ∨ 6 1.8 ∨ 6 1.8 ∨ 6 1.8 ∨ 76 | | | DMMCODEV 0 | 1.8 V | 11 | | | |
| PMMCOREV = 3 2.4 V 7 3.0 V 6 6 6 6 6 6 6 6 6 | | OTE lead the OTE levels also | PMMCOREV = 0 | 3.0 V | 8 | | | ns |
| tstellag time, Last clock to STE high tstellag time, Last clock to STE high tstellag time, Last clock to STE high PMMCOREV = 3 PMMCOREV = 3 3.0 V 3 2.4 V 3 3.0 V 3 3.0 V 3 FMMCOREV = 0 PMMCOREV = 0 PMMCOREV = 3 3.0 V 50 3.0 V 50 3.0 V 30 FMMCOREV = 3 Testellag time, STE low to SOMI data out Testellag time, STE high to SOMI high impedance PMMCOREV = 3 PMMCOREV = 0 Testellag time, STE high to SOMI high impedance PMMCOREV = 0 Testellag time, STE high to SOMI high impedance PMMCOREV = 3 Testellag time, Last clock to STE high PMMCOREV = 3 Testellag time, Last clock to STE high PMMCOREV = 3 Testellag time, Last clock to STE high Testellag time, Last clock to STE high to SOMI valid, Clast clock to SOMI valid, Cl | TE,LEAD | STE lead time, STE low to clock | DMM400DEV/ 0 | 2.4 V | 7 | | | |
| Name | | | PMMCOREV = 3 | 3.0 V | 6 | | | ns |
| t _{STE,LAG} STE lag time, Last clock to STE high PMMCOREV = 3 PMMCOREV = 3 3.0 ∨ 3 3.0 ∨ 3 1.8 ∨ 66 3.0 ∨ 3 PMMCOREV = 0 3.0 ∨ 3 PMMCOREV = 0 PMMCOREV = 3 3.0 ∨ 3 2.4 ∨ 36 3.0 ∨ 36 | | | DMMCOREY 0 | 1.8 V | 3 | | | |
| PMMCOREV = 3 2.4 V 3 3.0 V 3 PMMCOREV = 0 1.8 V 66 3.0 V 50 PMMCOREV = 3 PMMCOREV = 3 2.4 V 36 3.0 V 30 PMMCOREV = 3 2.4 V 36 3.0 V 30 PMMCOREV = 3 3.0 V 30 3.0 V 30 PMMCOREV = 3 3.0 V 30 3.0 V 23 PMMCOREV = 0 PMMCOREV = 0 PMMCOREV = 3 2.4 V 16 3.0 V 23 PMMCOREV = 3 2.4 V 16 3.0 V 13 PMMCOREV = 3 PMMCOREV = 0 1.8 V 5 3.0 V 5 PMMCOREV = 3 2.4 V 2 PMMCOREV = 3 3.0 V 5 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 0 1.8 V 5 3.0 V 5 PMMCOREV = 0 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 PMMCOREV = 3 1.8 V 5 3.0 V 5 1.8 V 76 CL = 20 pF, PMMCOREV = 0 UCLK edge to SOMI valid, CL = 20 pF, PMMCOREV = 3 1.8 V 18 | | CTE les times I set electric CTE high | PININCOREV = 0 | 3.0 V | 3 | | | ns |
| STE access time, STE low to SOMI data out PMMCOREV = 0 1.8 V 66 3.0 V 3 66 3.0 V 50 3.0 V 3 66 3.0 V 3 3 3 3 3 3 3 3 3 | TE,LAG | STE lag time, Last clock to STE high | DMMCODEV 2 | 2.4 V | 3 | | | |
| | | | PININCOREV = 3 | 3.0 V | 3 | | | ns |
| $t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = t_{STE} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out t_{STE,ACC} = access time, STE low to SOMI data out access time, STE low time, STE low time out t_{STE,ACC} = access time, STE low time out time out time out time out time out time$ | | | DMMCOREV 0 | 1.8 V | | | 66 | |
| PMMCOREV = 3 | ^L STE,ACC out | STE access time. STE low to SOMI data | PININCOREV = 0 | 3.0 V | | | 50 | ns |
| STE disable time, STE high to SOMI high impedance PMMCOREV = 0 1.8 V 30 3.0 V 23 2.4 V 16 3.0 V 13 1.8 V 5 3.0 V 5 1.8 V 1.8 V 1.8 V 1.8 V | | DMMCODEV 2 | 2.4 V | | | 36 | | |
| $t_{STE,DIS} \begin{array}{c} \text{STE disable time, STE high to SOMI high impedance} \\ \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $ | | | PMMCOREV = 3 | 3.0 V | | | 30 | ns |
| STE disable time, STE high to SOMI high impedance PMMCOREV = 3 2.4 V 16 3.0 V 13 13 18 V 5 18 V | | | DMMCOREV - 0 | 1.8 V | | | 30 | ne |
| | | | PMMCOREV = 0 | 3.0 V | | | 23 | ns |
| $t_{SU,SI} SIMO \text{ input data setup time} \\ \hline t_{SU,SI} SIMO \text{ input data setup time} \\ \hline \\ t_{HD,SI} SIMO \text{ input data hold time} \\ \hline \\ t_{VALID,SO} SOMI \text{ output data valid time}^{(2)} \\ \hline \\ \hline \\ t_{VALID,SO} SOMI \text{ output data valid time}^{(2)} \\ \hline \\ $ | TE,DIS | | DMMCODEV 2 | 2.4 V | | | 16 | |
| $t_{SU,SI} SIMO \text{ input data setup time} \\ \hline \\ t_{HD,SI} SIMO \text{ input data hold time} \\ \hline \\ t_{VALID,SO} SOMI \text{ output data valid time} \\ \hline \\ t_{VALID,SO} SOMI output data vali$ | | | PMMCOREV = 3 | 3.0 V | | | 13 | ns |
| $t_{\text{SU,SI}} \text{SIMO input data setup time} \\ \hline \\ PMMCOREV = 3 \\ \hline \\ PMMCOREV = 3 \\ \hline \\ PMMCOREV = 0 \\ \hline \\ PMMCOREV = 0 \\ \hline \\ RATE \\ \hline$ | | SIMO input data setup time | DIMINOCESTY O | 1.8 V | 5 | | | |
| PMMCOREV = 3 | | | PMMCOREV = 0 | 3.0 V | 5 | | | ns |
| $t_{\text{HD,SI}} \text{SIMO input data hold time} \\ t_{\text{HD,SI}} \text{SIMO input data hold time} \\ \\ t_{\text{VALID,SO}} \text{SOMI output data valid time}^{(2)} \\ \\ t_{$ | U,SI | | PMMCOREV = 3 | 2.4 V | 2 | | | no |
| $t_{\text{HD,SI}} \text{SIMO input data hold time} \\ \hline \\ PMMCOREV = 0 \\ \hline \\ PMMCOREV = 3 \\ \hline \\ UCLK \ \text{edge to SOMI valid,} \\ C_L = 20 \ \text{pF, PMMCOREV} = 0 \\ \hline \\ UCLK \ \text{edge to SOMI valid,} \\ C_L = 20 \ \text{pF, PMMCOREV} = 0 \\ \hline \\ UCLK \ \text{edge to SOMI valid,} \\ C_L = 20 \ \text{pF, PMMCOREV} = 3 \\ \hline \\ UCLK \ \text{edge to SOMI valid,} \\ C_L = 20 \ \text{pF, PMMCOREV} = 3 \\ \hline \\ UCLK \ \text{edge to SOMI valid,} \\ UCLK \ edge to$ | | | | 3.0 V | 2 | | | ns |
| $t_{\text{HD,SI}} \text{SIMO input data hold time} \\ \hline \\ PMMCOREV = 3 \\ \hline \\ t_{\text{VALID,SO}} \text{SOMI output data valid time}^{(2)} \\ \hline \\ \\ t_{\text{VALID,SO}} \text{SOMI output data valid time}^{(2)} \\ \hline \\ \\ \\ t_{\text{VALID,SO}} \text{SOMI output data valid time}^{(2)} \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $ | | | | 1.8 V | 5 | | | |
| PMMCOREV = 3 | | 0.00 | PMMCOREV = 0 | 3.0 V | 5 | | | ns |
| $t_{VALID,SO} \text{SOMI output data valid time}^{(2)} \begin{aligned} & & & & & & & & & & & & & & & & & &$ | D,SI | SIMO input data hold time | DMM400DEV/ 0 | 2.4 V | 5 | | | |
| t _{VALID,SO} SOMI output data valid time (2) | | | PMMCOREV = 3 | 3.0 V | 5 | | | ns |
| | | | UCLK edge to SOMI valid, | 1.8 V | | | 76 | |
| UCLK edge to SOMI valid, C _L = 20 pF, PMMCOREV = 3 3.0 V 40 | | 2014 | C _L = 20 pF, PMMCOREV = 0 | 3.0 V | | | 60 | ns |
| $C_L = 20 \text{ pF}, \text{ PMMCOREV} = 3$ 3.0 V 40 | t _{VALID,SO} | Solvii output data valid time | UCLK edge to SOMI valid, | 2.4 V | | | 44 | |
| C 20 pF PMMCORFV 0 1.8 V 18 | | | C _L = 20 pF, PMMCOREV = 3 | 3.0 V | | | 40 | ns |
| | t _{HD,SO} S | | C 20 % F DMMCOREV C | 1.8 V | 18 | | | |
| 3.0 V 12 | | SOMI output data hold time ⁽³⁾ | $C_L = 20 \text{ pF}, PMMCOREV = 0$ | 3.0 V | 12 | | | ns |
| 2.4 V 10 | | | C = 20 pE DMMCOREV 2 | 2.4 V | 10 | | | |
| $C_L = 20 \text{ pF}, \text{ PMMCOREV} = 3$ 3.0 V 8 | | | $C_L = 20 \text{ pr}, \text{PIMINICOREV} = 3$ | 3.0 V | 8 | | | ns |

 ⁽¹⁾ f_{UCXCLK} = 1/2t_{LO/HI} with t_{LO/HI} ≥ max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}).
 For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} refer to the SPI parameters of the attached slave.
 (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams

in Figure 11 and Figure 12.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 11 and Figure 12.






Figure 13. SPI Slave Mode, CKPH = 0




Figure 14. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-----------------|-----|----------------|-------|------|
| f _{USCI} | USCI input clock frequency | Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10% | | | f _S | YSTEM | MHz |
| f _{SCL} | SCL clock frequency | | 2.2 V, 3 V | 0 | | 400 | kHz |
| | Lightime (repeated) START | f _{SCL} ≤ 100 kHz | 0.01/.01/ | 4.0 | | | |
| t _{HD,STA} | Hold time (repeated) START | f _{SCL} > 100 kHz | 2.2 V, 3 V | 0.6 | | | μs |
| | Coturn time for a repeated CTART | f _{SCL} ≤ 100 kHz | 2.2 V, 3 V | 4.7 | | | |
| t _{SU,STA} | Setup time for a repeated START | f _{SCL} > 100 kHz | 2.2 V, 3 V | 0.6 | | | μs |
| t _{HD,DAT} | Data hold time | | 2.2 V, 3 V | 0 | | | ns |
| t _{SU,DAT} | Data setup time | | 2.2 V, 3 V | 250 | | | ns |
| | Cotion times for CTOD | f _{SCL} ≤ 100 kHz | 227/27/ | 4.0 | | | |
| t _{SU,STO} | Setup time for STOP | f _{SCL} > 100 kHz | 2.2 V, 3 V | 0.6 | | | μs |
| | Pulse duration of spikes suppressed by input | | 2.2 V | 50 | | 600 | |
| t _{SP} | filter | | 3 V | 50 | | 600 | ns |




Figure 15. I2C Mode Timing



12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS V _{CC} | | MIN | TYP | MAX | UNIT |
|----------------------|---|---|-------|-----|-----|-----------|------|
| AV _{CC} | Analog supply voltage | AVCC and DVCC are connected together, AVSS and DVSS are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$ | | 2.2 | | 3.6 | ٧ |
| $V_{(Ax)}$ | Analog input voltage range (2) | All ADC12 analog input pins Ax | | 0 | | AV_{CC} | V |
| | Operating supply current into | 5 O MI I-(4) | 2.2 V | | 125 | 155 | |
| I _{ADC12_A} | Operating supply current into AVCC terminal (3) | $f_{ADC12CLK} = 5.0 \text{ MHz}^{(4)}$ | 3 V | | 150 | 220 | μA |
| Cı | Input capacitance | Only one terminal Ax can be selected at one time | 2.2 V | | 20 | 25 | pF |
| R _I | Input MUX ON resistance | 0 V ≤ V _{Ax} ≤ AVCC | | 10 | 200 | 1900 | Ω |

- The leakage current is specified by the digital I/O input leakage.
- The analog input voltage range must be within the selected reference voltage range V_{R+} to V_R for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See REF, External Reference and REF, Built-In Reference.
- The internal reference supply current is not included in current consumption parameter I_{ADC12} A.
- ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0.

12-Bit ADC, Timing Parameters

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|---|-----------------|------|-----|-----|------|
| | | For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference. (1) | | 0.45 | 4.8 | 5.0 | |
| f _{ADC12CLK} | ADC conversion clock For specified performance of ADC12 linearity parameters using the internal reference. (2) For specified performance of ADC12 linearity parameters using the internal reference. (3) | 2.2 V, 3 V | 0.45 | 2.4 | 4.0 | MHz | |
| | | For specified performance of ADC12 linearity parameters using the internal reference. (3) | | 0.45 | 2.4 | 2.7 | |
| f _{ADC12OSC} | Internal ADC12 oscillator (4) | ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC} | 2.2 V, 3 V | 4.2 | 4.8 | 5.4 | MHz |
| | Communication time | REFON = 0, Internal oscillator, ADC12OSC used for ADC conversion clock | 2.2 V, 3 V | 2.4 | | 3.1 | μs |
| ^t CONVERT | Conversion time | External $f_{ADC12CLK}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq 0$ | | | (5) | | |
| t _{Sample} | Sampling time | $R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 20 pF$, $T = [R_S + R_I] \times C_I$ (6) | 2.2 V, 3 V | 1000 | | | ns |

⁽¹⁾ REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.

SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1
SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.

The ADC12OSC is sourced directly from MODOSC inside the UCS.

 $^{13 \}times ADC12DIV \times 1/f_{ADC12CLK}$

Approximately ten Tau (t) are needed to get an error of less than ±0.5 LSB: $t_{Sample} = \ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns}$, where n = ADC resolution = 12, R_S = external source resistance



12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|----------------|---|--------------------------------------|-----------------|---------|------|------|
| _ | Into much line a miter a much (1) | 1.4 V ≤ dVREF ≤ 1.6 V ⁽²⁾ | 227 27 | | ±2.0 | - CD |
| E _I | Integral linearity error ⁽¹⁾ | 1.6 V < dVREF ⁽²⁾ | 2.2 V, 3 V | | ±1.7 | LSB |
| E _D | Differential linearity error ⁽¹⁾ | (2) | 2.2 V, 3 V | | ±1.0 | LSB |
| г | Offset error ⁽³⁾ | dVREF ≤ 2.2 V ⁽²⁾ | 2.2 V, 3 V | ±1.0 | ±2.0 | LSB |
| Eo | Oliset ellor | dVREF > 2.2 V ⁽²⁾ | 2.2 V, 3 V | ±1.0 | ±2.0 | LOD |
| E _G | Gain error ⁽³⁾ | (2) | 2.2 V, 3 V | ±1.0 | ±2.0 | LSB |
| _ | Total unadjusted arror | dVREF ≤ 2.2 V ⁽²⁾ | 2.2 V, 3 V | ±1.4 | ±3.5 | LCD |
| E _T | Total unadjusted error | dVREF > 2.2 V ⁽²⁾ | 2.2 V, 3 V | ±1.4 | ±3.5 | LSB |

(1) Parameters are derived using the histogram method.

12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

| | PARAMETER | TEST COND | ITIONS ⁽¹⁾ | V _{CC} | MIN | TYP | MAX | UNIT |
|----------------|--|---------------------------------|---------------------------------|-----------------|------|------|----------------------|------|
| Е | Integral linearity | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 4.0 MHz | 2.2 V, 3 V | | | ±1.7 | LSB |
| Eı | error ⁽²⁾ | ADC12SR = 0, REFOUT = 0 | f _{ADC12CLK} ≤ 2.7 MHz | 2.2 V, 3 V | | | ±2.5 | LOD |
| 5.4 | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 4.0 MHz | | -1.0 | | +1.5 | | |
| E_D | Differential linearity error ⁽²⁾ | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 2.7 MHz | 2.2 V, 3 V | -1.0 | | +1.0 | LSB |
| | inidanty direi | ADC12SR = 0, REFOUT = 0 | f _{ADC12CLK} ≤ 2.7 MHz | | -1.0 | | +2.5 | |
| _ | Offset error ⁽³⁾ | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 4.0 MHz | 2.2 V, 3 V | | ±2.0 | ±4.0 | LSB |
| Eo | Offset efforts | ADC12SR = 0, REFOUT = 0 | f _{ADC12CLK} ≤ 2.7 MHz | 2.2 V, 3 V | | ±2.0 | ±4.0 | LOD |
| _ | Gain error ⁽³⁾ | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 4.0 MHz | 2.2 V, 3 V | | ±1.0 | ±2.5 | LSB |
| E _G | Gain error | ADC12SR = 0, REFOUT = 0 | f _{ADC12CLK} ≤ 2.7 MHz | 2.2 V, 3 V | | | ±1.5% ⁽⁴⁾ | VREF |
| г | Total unadjusted | ADC12SR = 0, REFOUT = 1 | f _{ADC12CLK} ≤ 4.0 MHz | 2.2 V, 3 V | | ±2 | ±5 | LSB |
| E _T | error | ADC12SR = 0, REFOUT = 0 | f _{ADC12CLK} ≤ 2.7 MHz | 2.2 V, 3 V | | | ±1.5% ⁽⁴⁾ | VREF |

⁽¹⁾ The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V_{R+} - V_{R-}.

⁽²⁾ The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} - V_{R+}, V_{R+} < AVCC, V_{R-}> AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).</p>

⁽³⁾ Parameters are derived using a best fit curve.

⁽²⁾ Parameters are derived using the histogram method.

⁽³⁾ Parameters are derived using a best fit curve.

⁽⁴⁾ The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12_A is not available on a pin.



12-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|-----------------|------|------|------|-------------------|
| M | See (2) | ADC12ON = 1, INCH = 0Ah, | 2.2 V | | 680 | | m)/ |
| V _{SENSOR} | See (-) | $T_A = 0$ °C | 3 V | | 680 | | mV |
| T0 | | ADC420N 4 INCH 0Ab | 2.2 V | | 2.25 | | \//00 |
| TC _{SENSOR} | | ADC12ON = 1, INCH = 0Ah | 3 V | | 2.25 | | mV/°C |
| | Sample time required if | | 2.2 V | 100 | | | |
| ^t SENSOR(sample) | channel 10 is selected (3) | | 3 V | 100 | | | μs |
| | AV _{CC} divider at channel 11, V _{AVCC} factor | ADC12ON = 1, INCH = 0Bh | | 0.48 | 0.5 | 0.52 | V _{AVCC} |
| V_{MID} | AN/ divides at absence 44 | ADC42ON 4 INCLL ODE | 2.2 V | 1.06 | 1.1 | 1.14 | V |
| | AV _{CC} divider at channel 11 | ADC12ON = 1, INCH = 0Bh | 3 V | 1.44 | 1.5 | 1.56 | |
| t _{VMID} (sample) | Sample time required if channel 11 is selected (4) | ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB | 2.2 V, 3 V | 1000 | | | ns |

- (1) The temperature sensor is provided by the REF module. See the REF module parametric I_{REF+} regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. A single-point calibration is recommended to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for 30°C ± 3°C and 85°C ± 3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSOR} * (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).
- (3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 16. Typical Temperature Sensor Voltage



REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP MAX | UNIT |
|--|--|---|-----------------|-------------------|---------|------|
| V _{eREF+} | Positive external reference voltage input | $V_{eREF+} > V_{REF-}/V_{eREF-}$ (2) | | 1.4 | AV_CC | > |
| V _{REF} _/V _{eREF} _ | Negative external reference voltage input | V _{eREF+} > V _{REF} _/V _{eREF} _ ⁽³⁾ | | 0 | 1.2 | ٧ |
| (V _{eREF+} – V _{REF} _/V _{eREF} _) | Differential external reference voltage input | V _{eREF+} > V _{REF} _/V _{eREF} _ ⁽⁴⁾ | | 1.4 | AV_CC | ٧ |
| lveref+, lvref-/veref- | Static input current | $\begin{array}{l} 1.4~\text{V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}},\\ \text{V}_{\text{eREF-}} = 0~\text{V},~\text{f}_{\text{ADC12CLK}} = 5~\text{MHz},\\ \text{ADC12SHTx} = 1\text{h},\\ \text{Conversion rate 200 ksps} \end{array}$ | 2.2 V, 3 V | -26 | 26 | μΑ |
| | | $ \begin{array}{l} 1.4~\text{V} \leq \text{V}_{\text{eREF+}} \leq \text{V}_{\text{AVCC}}, \\ \text{V}_{\text{eREF-}} = 0~\text{V}, \text{f}_{\text{ADC12CLK}} = 5~\text{MHz}, \\ \text{ADC12SHTx} = 8\text{h}, \\ \text{Conversion rate 20 ksps} \\ \end{array} $ | 2.2 V, 3 V | -1 | 1 | μA |
| C _{VREF+/-} | Capacitance at $V_{\text{REF+}}$ and $V_{\text{REF-}}$ terminals | | | ⁽⁵⁾ 10 | | μF |

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

REF, Built-In Reference

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|---|-----------------|-----|------|-------|------|
| | Positive built-in reference voltage output | REFVSEL = $\{2\}$ for 2.5 V, REFON = REFOUT = 1, I_{VREF+} = 0 A | 3 V | | 2.50 | ±1.5% | |
| V _{REF+} | | REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I_{VREF+} = 0 A | 3 V | | 1.98 | ±1.5% | V |
| | | REFVSEL = $\{0\}$ for 1.5 V, REFON = REFOUT = 1, I_{VREF+} = 0 A | 2.2 V, 3 V | | 1.49 | ±1.5% | |
| | AV _{CC} minimum voltage, Positive built-in reference active | REFVSEL = {0} for 1.5 V | | 2.2 | | | |
| AV _{CC(min)} | | REFVSEL = {1} for 2.0 V | | 2.3 | | | V |
| | | REFVSEL = {2} for 2.5 V | | 2.8 | | | |
| | | ADC12SR = 1, REFON = 1, REFOUT = 0, REFBURST = 0 | 3 V | | 70 | 100 | μΑ |
| | Operating supply current into | ADC12SR = 1, REFON = 1, REFOUT = 1, REFBURST = 0 | 3 V | | 0.45 | 0.75 | mA |
| IREF+ | Operating supply current into AV _{CC} terminal (2) (3) | ADC12SR = 0, REFON = 1, REFOUT = 0, REFBURST = 0 | 3 V | | 210 | 310 | μΑ |
| | | ADC12SR = 0, REFON = 1, REFOUT = 1, REFBURST = 0 | 3 V | | 0.95 | 1.7 | mA |

- (1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the V_{REF+} terminal. When REFOUT = 1, the reference is available at the V_{REF+} terminal, as well as, used as the reference for the conversion and utilizes the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and utilizes the smaller buffer.
- (2) The internal reference current is supplied via terminal AV_{CC}. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- (3) The temperature sensor is provided by the REF module. Its current is supplied via terminal AV_{CC} and is equivalent to I_{REF+} with REFON =1 and REFOUT = 0.



REF, Built-In Reference (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS | v_{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|---|----------|-----|-----|------|------------|
| I _{L(VREF+)} | Load-current regulation, V _{REF+} terminal ⁽⁴⁾ | REFVSEL = $(0, 1, 2)$ I_{VREF+} = +10 μ A/-1000 μ A AV_{CC} = AV_{CC} (min) for each reference level, REFVSEL = $(0, 1, 2)$, REFON = REFOUT = 1 | | | | 2500 | μV/mA |
| C _{VREF+} | Capacitance at VREF+ terminals | REFON = REFOUT = 1 | | 20 | | 100 | pF |
| TC _{REF+} | Temperature coefficient of built-in reference (5) | I _{VREF+} = 0 A, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1 | | | 30 | 50 | ppm/ °C |
| PSRR_DC | Power supply rejection ratio (DC) | $\begin{array}{l} {\sf AV}_{\sf CC} = {\sf AV}_{\sf CC~(min)} \cdot {\sf AV}_{\sf CC(max)}, {\sf T_A} = 25^\circ {\sf C}, \\ {\sf REFVSEL} = (0,1,2\}, {\sf REFON} = 1, \\ {\sf REFOUT} = 0 {\sf or} 1 \end{array}$ | | | 120 | 300 | μV/V |
| PSRR_AC | Power supply rejection ratio (AC) | $\begin{array}{l} AV_{CC} = AV_{CC~(min)} \cdot AV_{CC(max)}, T_A = 25^{\circ}C, \\ f = 1~kHz, \Delta Vpp = 100~mV, \\ REFVSEL = (0, 1, 2\}, REFON = 1, \\ REFOUT = 0~or~1 \end{array}$ | | | 6.4 | | mV/V |
| | Sottling time of reference | $\begin{aligned} &AV_{CC} = AV_{CC}_{(min)} \cdot AV_{CC(max)}, \\ &REFVSEL = \{0, \ 1, \ 2\}, \ REFOUT = 0, \\ &REFON = 0 \to 1 \end{aligned}$ | | | 75 | | |
| t _{SETTLE} | Settling time of reference voltage ⁽⁶⁾ | $\begin{array}{l} AV_{CC} = AV_{CC~(min)} \cdot AV_{CC(max)}, \\ C_{VREF} = C_{VREF}(max), \\ REFVSEL = (0, 1, 2\}, REFOUT = 1, \\ REFON = 0 \rightarrow 1 \end{array}$ | | | 75 | | μs |

⁽⁴⁾ Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace, etc.

Flash Memory

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|-----------------------|-----------------|-----------------|-----|--------|
| DV _{CC(PGM/ERASE)} | Program and erase supply voltage | | 1.8 | | 3.6 | V |
| I _{PGM} | Average supply current from DVCC during program | | | 3 | 5 | mA |
| I _{ERASE} | Average supply current from DVCC during erase | | | | 2 | mA |
| I _{MERASE} , I _{BANK} | Average supply current from DVCC during mass erase or bank erase | | | | 2 | mA |
| t _{CPT} | Cumulative program time | See (1) | | | 16 | ms |
| | Program and erase endurance | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | T _J = 25°C | 100 | | | years |
| t _{Word} | Word or byte program time | See (2) | 64 | | 85 | μs |
| t _{Block, 0} | Block program time for first byte or word | See (2) | 49 | | 65 | μs |
| t _{Block, 1-(N-1)} | Block program time for each additional byte or word, except for last byte or word | See (2) | 37 | | 49 | μs |
| t _{Block, N} | Block program time for last byte or word | See (2) | 55 | | 73 | μs |
| t _{Erase} | Erase time for segment, mass erase, and bank erase when available. | See (2) | 23 | | 32 | ms |
| f _{MCLK,MGR} | MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1) | | 0 | | 1 | MHz |

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

⁽⁵⁾ Calculated using the box method: (MAX(-40 to 85°C) – MĬN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C – (–40°C)).

⁽⁶⁾ The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.

⁽²⁾ These values are hardwired into the flash controller's state machine.



JTAG and Spy-Bi-Wire Interface

| | PARAMETER | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|--|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | 2.2 V, 3 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse duration | 2.2 V, 3 V | 0.025 | | 15 | μs |
| t _{SBW, En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾ | 2.2 V, 3 V | | | 1 | μs |
| t _{SBW,Rst} | Spy-Bi-Wire return to normal operation time | | 15 | | 100 | μs |
| , | TO((: | 2.2 V | 0 | | 5 | MHz |
| f _{TCK} | TCK input frequency, 4-wire JTAG ⁽²⁾ | 3 V | 0 | | 10 | MHz |
| R _{internal} | Internal pulldown resistance on TEST | 2.2 V, 3 V | 45 | 60 | 80 | kΩ |

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



INPUT/OUTPUT SCHEMATICS

Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






Table 45. Port P1 (P1.0 to P1.7) Pin Functions

| DINI NAME (D4) | | FUNCTION | CONTROL BI | TS/SIGNALS |
|------------------|---|------------|------------|------------|
| PIN NAME (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x |
| P1.0/TA0CLK/ACLK | 0 | P1.0 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.TA0CLK | 0 | 1 |
| | | ACLK | 1 | 1 |
| P1.1/TA0.0 | 1 | P1.1 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI0A | 0 | 1 |
| | | TA0.0 | 1 | 1 |
| P1.2/TA0.1 | 2 | P1.2 (I/O) | I: 0; O: 1 | 0 |
| | - | TA0.CCI1A | 0 | 1 |
| | | TA0.1 | 1 | 1 |
| P1.3/TA0.2 | 3 | P1.3 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI2A | 0 | 1 |
| | | TA0.2 | 1 | 1 |
| P1.4/TA0.3 | 4 | P1.4 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI3A | 0 | 1 |
| | | TA0.3 | 1 | 1 |
| P1.5/TA0.4 | 5 | P1.5 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI4A | 0 | 1 |
| | | TA0.4 | 1 | 1 |
| P1.6/SMCLK | 6 | P1.6 (I/O) | I: 0; O: 1 | 0 |
| | | SMCLK | 1 | 1 |
| P1.7 | 7 | P1.7 (I/O) | I: 0; O: 1 | 0 |



Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger






Table 46. Port P2 (P2.0 to P2.7) Pin Functions

| PIN NAME (P2.x) | x | FUNCTION | CONTROL BI | CONTROL BITS/SIGNALS | |
|---------------------|---|------------|------------|----------------------|--|
| | | | P2DIR.x | P2SEL.x | |
| P2.0/TA1CLK/MCLK | 0 | P2.0 (I/O) | I: 0; O: 1 | 0 | |
| | | TA1CLK | 0 | 1 | |
| | | MCLK | 1 | 1 | |
| P2.1/TA1.0 | 1 | P2.1 (I/O) | I: 0; O: 1 | 0 | |
| | | TA1.CCI0A | 0 | 1 | |
| | | TA1.0 | 1 | 1 | |
| P2.2/TA1.1 | 2 | P2.2 (I/O) | I: 0; O: 1 | 0 | |
| | | TA1.CCI1A | 0 | 1 | |
| | | TA1.1 | 1 | 1 | |
| P2.3/TA1.2 | 3 | P2.3 (I/O) | I: 0; O: 1 | 0 | |
| | | TA1.CCI2A | 0 | 1 | |
| | | TA1.2 | 1 | 1 | |
| P2.4/RTCCLK | 4 | P2.4 (I/O) | I: 0; O: 1 | 0 | |
| | | RTCCLK | 1 | 1 | |
| P2.5 | 5 | P2.5 (I/O) | I: 0; O: 1 | 0 | |
| P2.6/ACLK | 6 | P2.6 (I/O) | I: 0; O: 1 | 0 | |
| | | ACLK | 1 | 1 | |
| P2.7/ADC12CLK/DMAE0 | 7 | P2.7 (I/O) | I: 0; O: 1 | 0 | |
| | | DMAE0 | 0 | 1 | |
| | | ADC12CLK | 1 | 1 | |



Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger




Table 47. Port P3 (P3.0 to P3.7) Pin Functions

| PIN NAME (P3.x) | x | FUNCTION | CONTROL BIT | CONTROL BITS/SIGNALS ⁽¹⁾ | |
|-----------------------|---|-------------------------------------|-------------|-------------------------------------|--|
| | | | P3DIR.x | P3SEL.x | |
| P3.0/UCB0STE/UCA0CLK | 0 | P3.0 (I/O) | I: 0; O: 1 | 0 | |
| | | UCB0STE/UCA0CLK(2) (3) | X | 1 | |
| P3.1/UCB0SIMO/UCB0SDA | 1 | P3.1 (I/O) | I: 0; O: 1 | 0 | |
| | | UCB0SIMO/UCB0SDA(2)(4) | X | 1 | |
| P3.2/UCB0SOMI/UCB0SCL | 2 | P3.2 (I/O) | I: 0; O: 1 | 0 | |
| | | UCB0SOMI/UCB0SCL ⁽²⁾ (4) | X | 1 | |
| P3.3/UCB0CLK/UCA0STE | 3 | P3.3 (I/O) | I: 0; O: 1 | 0 | |
| | | UCB0CLK/UCA0STE(2)(5) | X | 1 | |
| P3.4/UCA0TXD/UCA0SIMO | 4 | P3.4 (I/O) | I: 0; O: 1 | 0 | |
| | | UCA0TXD/UCA0SIMO(2) | X | 1 | |
| P3.5/UCA0RXD/UCA0SOMI | 5 | P3.5 (I/O) | I: 0; O: 1 | 0 | |
| | | UCA0RXD/UCA0SOMI(2) | X | 1 | |
| P3.6/UCB1STE/UCA1CLK | 6 | P3.6 (I/O) | I: 0; O: 1 | 0 | |
| | | UCB1STE/UCA1CLK ⁽²⁾ (6) | X | 1 | |
| P3.7/UCB1SIMO/UCB1SDA | 7 | P3.7 (I/O) | l: 0; O: 1 | 0 | |
| | | UCB1SIMO/UCB1SDA(2) (4) | X | 1 | |

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCAOCLK function takes precedence over UCBOSTE function. If the pin is required as UCAOCLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁵⁾ UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁶⁾ UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger






Table 48. Port P4 (P4.0 to P4.7) Pin Functions

| PIN NAME (P4.x) | | FUNCTION | CONTROL B | CONTROL BITS/SIGNALS | | |
|-------------------|---|-------------------------|------------|----------------------|--|--|
| | X | | P4DIR.x | P4SEL.x | | |
| P4.0/TB0.0 | 0 | 4.0 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI0A and TB0.CCI0B | 0 | 1 | | |
| | | TB0.0 ⁽¹⁾ | 1 | 1 | | |
| P4.1/TB0.1 | 1 | 4.1 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI1A and TB0.CCI1B | 0 | 1 | | |
| | | TB0.1 ⁽¹⁾ | 1 | 1 | | |
| P4.2/TB0.2 | 2 | 4.2 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI2A and TB0.CCI2B | 0 | 1 | | |
| | | TB0.2 ⁽¹⁾ | 1 | 1 | | |
| P4.3/TB0.3 | 3 | 4.3 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI3A and TB0.CCI3B | 0 | 1 | | |
| | | TB0.3 ⁽¹⁾ | 1 | 1 | | |
| P4.4/TB0.5 | 4 | 4.4 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI4A and TB0.CCI4B | 0 | 1 | | |
| | | TB0.4 ⁽¹⁾ | 1 | 1 | | |
| P4.5/TB0.5 | 5 | 4.5 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI5A and TB0.CCI5B | 0 | 1 | | |
| | | TB0.5 ⁽¹⁾ | 1 | 1 | | |
| P4.6/TB0.6 | 6 | 4.6 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0.CCI6A and TB0.CCI6B | 0 | 1 | | |
| | | TB0.6 ⁽¹⁾ | 1 | 1 | | |
| P4.7/TB0CLK/SMCLK | 7 | 4.7 (I/O) | I: 0; O: 1 | 0 | | |
| | | TB0CLK | 0 | 1 | | |
| | | SMCLK | 1 | 1 | | |

⁽¹⁾ Setting TBOUTH causes all Timer_B configured outputs to be set to high impedance.



Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger







Table 49. Port P5 (P5.0 and P5.1) Pin Functions

| PIN NAME (P5.x) | | FUNCTION | CONTROL BITS/SIGNALS ⁽¹⁾ | | | |
|----------------------|---|---------------------------|-------------------------------------|---------|--------|--|
| | Х | FUNCTION | P5DIR.x | P5SEL.x | REFOUT | |
| P5.0/A8/VREF+/VeREF+ | 0 | P5.0 (I/O) ⁽²⁾ | I: 0; O: 1 | 0 | Х | |
| | | A8/VeREF+ ⁽³⁾ | Х | 1 | 0 | |
| | | A8/VREF+ ⁽⁴⁾ | Х | 1 | 1 | |
| P5.1/A9/VREF-/VeREF- | 1 | P5.1 (I/O) ⁽²⁾ | I: 0; O: 1 | 0 | Х | |
| | | A9/VeREF-(5) | Х | 1 | 0 | |
| | | A9/VREF-(6) | Х | 1 | 1 | |

- (1) X = Don't care
- (2) Default condition
- (3) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (4) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (5) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.
- (6) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.



Port P5, P5.2, Input/Output With Schmitt Trigger





Port P5, P5.3, Input/Output With Schmitt Trigger




Table 50. Port P5 (P5.2) Pin Functions

| PIN NAME (P5.x) | | FUNCTION | CONTROL BITS/SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|------------------------------------|-------------------------------------|---------|---------|-----------|--|
| | х | FUNCTION | P5DIR.x | P5SEL.2 | P5SEL.3 | XT2BYPASS | |
| P5.2/XT2IN | 2 | P5.2 (I/O) | I: 0; O: 1 | 0 | Х | Х | |
| | | XT2IN crystal mode ⁽²⁾ | Х | 1 | Х | 0 | |
| | | XT2IN bypass mode ⁽²⁾ | X | 1 | Х | 1 | |
| P5.3/XT2OUT | 3 | P5.3 (I/O) | I: 0; O: 1 | 0 | Х | Х | |
| | | XT2OUT crystal mode ⁽³⁾ | Х | 1 | Х | 0 | |
| | | P5.3 (I/O) ⁽³⁾ | X | 1 | Х | 1 | |

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



Port P5, P5.4 to P5.7, Input/Output With Schmitt Trigger




Table 51. Port P5 (P5.4 to P5.7) Pin Functions

| DINI NIAME (DE) | | FUNCTION | CONTROL BITS/SIGNALS ⁽¹⁾ | |
|-----------------------|---|------------------------------------|-------------------------------------|---------|
| PIN NAME (P5.x) | X | FUNCTION | P5DIR.x | P5SEL.x |
| P5.4/UCB1SOMI/UCB1SCL | 4 | P5.4 (I/O) | I: 0; O: 1 | 0 |
| | | UCB1SOMI/UCB1SCL (2) (3) | Х | 1 |
| P5.5/UCB1CLK/UCA1STE | 5 | P5.5 (I/O) | I: 0; O: 1 | 0 |
| | | UCB1CLK/UCA1STE ⁽²⁾ (4) | Х | 1 |
| P5.6/UCA1TXD/UCA1SIMO | 6 | P5.6 (I/O) | I: 0; O: 1 | 0 |
| | | UCA1TXD/UCA1SIMO ⁽²⁾ | Х | 1 |
| P5.7/UCA1RXD/UCA1SOMI | 7 | P5.7 (I/O) | I: 0; O: 1 | 0 |
| | | UCA1RXD/UCA1SOMI(2) | Х | 1 |

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁴⁾ UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output, USCI A1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger






Table 52. Port P6 (P6.0 to P6.7) Pin Functions


| PIN NAME (P6.x) | | FUNCTION | CONT | ROL BITS/SIGNA | LS ⁽¹⁾ |
|-----------------|---|---------------------------|------------|----------------|-------------------|
| | X | FUNCTION | P6DIR.x | P6SEL.x | INCHx |
| P6.0/A0 | 0 | P6.0 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A0 ⁽²⁾ (3) | X | Х | 0 |
| P6.1/A1 | 1 | P6.1 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A1 ⁽²⁾ (3) | X | Х | 1 |
| P6.2/A2 | 2 | P6.2 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A2 ⁽²⁾ (3) | X | Х | 2 |
| P6.3/A3 | 3 | P6.3 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A3 ⁽²⁾ (3) | X | Х | 3 |
| P6.4/A4 | 4 | P6.4 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A4 ⁽²⁾ (3) | X | Х | 4 |
| P6.5/A5 | 5 | P6.5 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A5 ⁽¹⁾ (2) (3) | X | Х | 5 |
| P6.6/A6 | 6 | P6.6 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A6 ⁽²⁾ (3) | X | Х | 6 |
| P6.7/A7 | 7 | P6.7 (I/O) | I: 0; O: 1 | 0 | Х |
| | | A7 ⁽²⁾ (3) | X | Х | 7 |

X = Don't care Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.



Port P7, P7.0, Input/Output With Schmitt Trigger





Port P7, P7.1, Input/Output With Schmitt Trigger




Table 53. Port P7 (P7.0 and P7.1) Pin Functions

| PIN NAME (P7.x) | | FUNCTION | CONTROL BITS/SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|---------------------------------|-------------------------------------|---------|---------|-----------|--|
| | X | FUNCTION | P7DIR.x | P7SEL.0 | P7SEL.1 | XT1BYPASS | |
| P7.0/XIN | 0 | P7.0 (I/O) | I: 0; O: 1 | 0 | Х | Х | |
| | | XIN crystal mode ⁽²⁾ | X | 1 | Х | 0 | |
| | | XIN bypass mode ⁽²⁾ | Х | 1 | Х | 1 | |
| P7.1/XOUT | 1 | P7.1 (I/O) | I: 0; O: 1 | 0 | Х | Х | |
| | | XOUT crystal mode (3) | Х | 1 | Х | 0 | |
| | | P7.1 (I/O) ⁽³⁾ | Х | 1 | X | 1 | |

⁽¹⁾ X = Don't care

⁽²⁾ Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

⁽³⁾ Setting PTSEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.



Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger




Table 54. Port P7 (P7.2 and P7.3) Pin Functions

| DIN NAME (DZ v) | x | FUNCTION | CONTROL BITS/SIGNALS | |
|---------------------|---|------------|----------------------|---------|
| PIN NAME (P7.x) | | | P7DIR.x | P7SEL.x |
| P7.2/TB0OUTH/SVMOUT | 2 | P7.2 (I/O) | I: 0; O: 1 | 0 |
| | | TB0OUTH | 0 | 1 |
| | | SVMOUT | 1 | 1 |
| P7.3/TA1.2 | 3 | P7.3 (I/O) | I: 0; O: 1 | 0 |
| | | TA1.CCI2B | 0 | 1 |
| | | TA1.2 | 1 | 1 |



Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger




Table 55. Port P7 (P7.4 to P7.7) Pin Functions

| DIN NAME (DZ) | | FUNCTION | CONT | CONTROL BITS/SIGNALS ⁽¹⁾ | | |
|-----------------|---|------------------------|------------|-------------------------------------|-------|--|
| PIN NAME (P7.x) | X | FUNCTION | P7DIR.x | P7SEL.x | INCHx | |
| P7.4/A12 | 4 | P7.4 (I/O) | I: 0; O: 1 | 0 | Х | |
| | | A12 ^{(2) (3)} | X | X | 12 | |
| P7.5/A13 | 5 | P7.5 (I/O) | I: 0; O: 1 | 0 | Х | |
| | | A13 ^{(4) (5)} | X | Х | 13 | |
| P7.6/A14 | 6 | P7.6 (I/O) | I: 0; O: 1 | 0 | Х | |
| | | A14 ^{(4) (5)} | Х | Х | 14 | |
| P7.7/A15 | 7 | P7.7 (I/O) | I: 0; O: 1 | 0 | Х | |
| | | A15 ^{(4) (5)} | X | Х | 15 | |

⁽¹⁾ X = Don't care

⁽²⁾ Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.

⁽⁴⁾ Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽⁵⁾ The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.



Port P8, P8.0 to P8.7, Input/Output With Schmitt Trigger




Table 56. Port P8 (P8.0 to P8.7) Pin Functions

| DINI NIAME (DO) | | FUNCTION | CONTROL BI | TS/SIGNALS |
|-----------------|---|------------|------------|------------|
| PIN NAME (P8.x) | х | | P8DIR.x | P8SEL.x |
| P8.0/TA0.0 | 0 | P8.0 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI0B | 0 | 1 |
| | | TA0.0 | 1 | 1 |
| P8.1/TA0.1 | 1 | P8.1 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI1B | 0 | 1 |
| | | TA0.1 | 1 | 1 |
| P8.2/TA0.2 | 2 | P8.2 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI2B | 0 | 1 |
| | | TA0.2 | 1 | 1 |
| P8.3/TA0.3 | 3 | P8.3 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI3B | 0 | 1 |
| | | TA0.3 | 1 | 1 |
| P8.4/TA0.4 | 4 | P8.4 (I/O) | I: 0; O: 1 | 0 |
| | | TA0.CCI4B | 0 | 1 |
| | | TA0.4 | 1 | 1 |
| P8.5/TA1.0 | 5 | P8.5 (I/O) | I: 0; O: 1 | 0 |
| | | TA1.CCI0B | 0 | 1 |
| | | TA1.0 | 1 | 1 |
| P8.6/TA1.1 | 6 | P8.6 (I/O) | I: 0; O: 1 | 0 |
| | | TA1.CCI1B | 0 | 1 |
| | | TA1.1 | 1 | 1 |
| P8.7 | 7 | P8.7 (I/O) | I: 0; O: 1 | 0 |



Port P9, P9.0 to P9.7, Input/Output With Schmitt Trigger




Table 57. Port P9 (P9.0 to P9.7) Pin Functions

| PIN NAME (P9.x) | | FUNCTION | CONTROL BIT | rs/signals ⁽¹⁾ |
|-----------------------|---|-------------------------------------|-------------|---------------------------|
| | X | FUNCTION | P9DIR.x | P9SEL.x |
| P9.0/UCB2STE/UCA2CLK | 0 | P9.0 (I/O) | I: 0; O: 1 | 0 |
| | | UCB2STE/UCA2CLK ⁽²⁾ (3) | X | 1 |
| P9.1/UCB2SIMO/UCB2SDA | 1 | P9.1 (I/O) | I: 0; O: 1 | 0 |
| | | UCB2SIMO/UCB2SDA ⁽²⁾ (4) | Х | 1 |
| P9.2/UCB2SOMI/UCB2SCL | 2 | P9.2 (I/O) | I: 0; O: 1 | 0 |
| | | UCB2SOMI/UCB2SCL ⁽²⁾ (4) | Х | 1 |
| P9.3/UCB2CLK/UCA2STE | 3 | P9.3 (I/O) | I: 0; O: 1 | 0 |
| | | UCB2CLK/UCA2STE (2) (5) | Х | 1 |
| P9.4/UCA2TXD/UCA2SIMO | 4 | P9.4 (I/O) | I: 0; O: 1 | 0 |
| | | UCA2TXD/UCA2SIMO(2) | Х | 1 |
| P9.5/UCA2RXD/UCA2SOMI | 5 | P9.5 (I/O) | I: 0; O: 1 | 0 |
| | | UCA2RXD/UCA2SOMI(2) | Х | 1 |
| P9.6 | 6 | P9.6 (I/O) | I: 0; O: 1 | 0 |
| P9.7 | 7 | P9.7 (I/O) | I: 0; O: 1 | 0 |

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCA2CLK function takes precedence over UCB2STE function. If the pin is required as UCA2CLK input or output, USCI B2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁵⁾ UCB2CLK function takes precedence over UCA2STE function. If the pin is required as UCB2CLK input or output, USCI A2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger




Table 58. Port P10 (P10.0 to P10.7) Pin Functions

| DIN MARKE (D40) | | FINATION | CONTROL BIT | CONTROL BITS/SIGNALS ⁽¹⁾ | | |
|------------------------|---|-------------------------------------|-------------|-------------------------------------|--|--|
| PIN NAME (P10.x) | X | FUNCTION | P10DIR.x | P10SEL.x | | |
| P10.0/UCB3STE/UCA3CLK | 0 | P10.0 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCB3STE/UCA3CLK ⁽²⁾ (3) | Х | 1 | | |
| P10.1/UCB3SIMO/UCB3SDA | 1 | P10.1 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCB3SIMO/UCB3SDA ⁽²⁾ (4) | Х | 1 | | |
| P10.2/UCB3SOMI/UCB3SCL | 2 | P10.2 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCB3SOMI/UCB3SCL ⁽²⁾ (4) | Х | 1 | | |
| P10.3/UCB3CLK/UCA3STE | 3 | P10.3 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCB3CLK/UCA3STE (2) (5) | Х | 1 | | |
| P10.4/UCA3TXD/UCA3SIMO | 4 | P10.4 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCA3TXD/UCA3SIMO(2) | Х | 1 | | |
| P10.5/UCA3RXD/UCA3SOMI | 5 | P10.5 (I/O) | I: 0; O: 1 | 0 | | |
| | | UCA3RXD/UCA3SOMI(2) | Х | 1 | | |
| P10.6 | 6 | P10.6 (I/O) | I: 0; O: 1 | 0 | | |
| | | Reserved ⁽⁶⁾ | Х | 1 | | |
| P10.7 | 7 | P10.7 (I/O) | I: 0; O: 1 | 0 | | |
| | | Reserved ⁽⁶⁾ | Х | 1 | | |

X = Don't care

The pin direction is controlled by the USCI module.

UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level. UCB3CLK function takes precedence over UCA3STE function. If the pin is required as UCB3CLK input or output, USCI A3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

The secondary function on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.



Port P11, P11.0 to P11.2, Input/Output With Schmitt Trigger





Table 59. Port P11 (P11.0 to P11.2) Pin Functions

| DIN NAME (D44) | | FUNCTION | CONTROL BITS/SIGNALS | |
|------------------|---|-------------|----------------------|----------|
| PIN NAME (P11.x) | Х | | P11DIR.x | P11SEL.x |
| P11.0/ACLK | 0 | P11.0 (I/O) | I: 0; O: 1 | 0 |
| | | ACLK | 1 | 1 |
| P11.1/MCLK | 1 | P11.1 (I/O) | I: 0; O: 1 | 0 |
| | | MCLK | 1 | 1 |
| P11.2/SMCLK | 2 | P11.2 (I/O) | I: 0; O: 1 | 0 |
| | | SMCLK | 1 | 1 |



Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output



Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output






Table 60. Port PJ (PJ.0 to PJ.3) Pin Functions

| PIN NAME (PJ.x) | x | FUNCTION | CONTROL BITS/ SIGNALS ⁽¹⁾ |
|-----------------|---|-----------------------------|---|
| , , | | | PJDIR.x |
| PJ.0/TDO | 0 | PJ.0 (I/O) ⁽²⁾ | I: 0; O: 1 |
| | | TDO ⁽³⁾ | X |
| PJ.1/TDI/TCLK | 1 | PJ.1 (I/O) ⁽²⁾ | I: 0; O: 1 |
| | | TDI/TCLK ⁽³⁾ (4) | X |
| PJ.2/TMS | 2 | PJ.2 (I/O) ⁽²⁾ | I: 0; O: 1 |
| | | TMS ⁽³⁾ (4) | X |
| PJ.3/TCK | 3 | PJ.3 (I/O) ⁽²⁾ | I: 0; O: 1 |
| | | TCK ⁽³⁾ (4) | Х |

X = Don't care

Default condition

The pin direction is controlled by the JTAG module.
In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.



DEVICE DESCRIPTORS (TLV)

Table 61 lists the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 61. Device Descriptor Table (1)

| | T. | | | | | | | | |
|----------------------|--|---------|-------|----------|----------|----------|----------|----------|----------|
| | Description | Address | Size | 'F5438A | 'F5437A | 'F5436A | 'F5435A | 'F5419A | 'F5418A |
| | | | bytes | Value | Value | Value | Value | Value | Value |
| Info Block | Info length | 01A00h | 1 | 06h | 06h | 06h | 06h | 06h | 06h |
| | CRC length | 01A01h | 1 | 06h | 06h | 06h | 06h | 06h | 06h |
| | CRC value | 01A02h | 2 | per unit |
| | Device ID | 01A04h | 1 | 05h | 04h | 03h | 02h | 01h | 00h |
| | Device ID | 01A05h | 1 | 80h | 80h | 80h | 80h | 80h | 80h |
| | Hardware revision | 01A06h | 1 | per unit |
| | Firmware revision | 01A07h | 1 | per unit |
| Die Record | Die Record Tag | 01A08h | 1 | 08h | 08h | 08h | 08h | 08h | 08h |
| | Die Record length | 01A09h | 1 | 0Ah | 0Ah | 0Ah | 0Ah | 0Ah | 0Ah |
| | Lot/Wafer ID | 01A0Ah | 4 | per unit |
| | Die X position | 01A0Eh | 2 | per unit |
| | Die Y position | 01A10h | 2 | per unit |
| | Test results | 01A12h | 2 | per unit |
| ADC12 Calibration | ADC12 Calibration Tag | 01A14h | 1 | 11h | 11h | 11h | 11h | 11h | 11h |
| | ADC12 Calibration length | 01A15h | 1 | 10h | 10h | 10h | 10h | 10h | 10h |
| | ADC Gain Factor | 01A16h | 2 | per unit |
| | ADC Offset | 01A18h | 2 | per unit |
| | ADC 1.5-V Reference Temp. Sensor 30°C | 01A1Ah | 2 | per unit |
| | ADC 1.5-V Reference Temp. Sensor 85°C | 01A1Ch | 2 | per unit |
| | ADC 2.0-V Reference Temp. Sensor 30°C | 01A1Eh | 2 | per unit |
| | ADC 2.0-V Reference Temp. Sensor 85°C | 01A20h | 2 | per unit |
| | ADC 2.5-V Reference Temp. Sensor 30°C | 01A22h | 2 | per unit |
| | ADC 2.5-V Reference Temp. Sensor 85°C | 01A24h | 2 | per unit |
| REF Calibration | REF Calibration Tag | 01A26h | 1 | 12h | 12h | 12h | 12h | 12h | 12h |
| | REF Calibration length | 01A27h | 1 | 06h | 06h | 06h | 06h | 06h | 06h |



Table 61. Device Descriptor Table⁽¹⁾ (continued)

| | | | Size | 'F5438A | 'F5437A | 'F5436A | 'F5435A | 'F5419A | 'F5418A |
|--------------------------|---------------------------------|---------|-------|------------|------------|------------|------------|------------|------------|
| | Description | Address | bytes | Value | Value | Value | Value | Value | Value |
| | REF 1.5-V Reference | 01A28h | 2 | per unit |
| | REF 2.0-V Reference | 01A2Ah | 2 | per unit |
| | REF 2.5-V Reference | 01A2Ch | 2 | per unit |
| Peripheral Descriptor | Peripheral Descriptor Tag | 01A2Eh | 1 | 02h | 02h | 02h | 02h | 02h | 02h |
| | Peripheral Descriptor Length | 01A2Fh | 1 | 61h | 059h | 62h | 5Ah | 61h | 59h |
| | Memory 1 | | 2 | 08h 8Ah | 08h 8Ah | 08h 8Ah | 08h 8Ah | 08h 8Ah | 08h 8Ah |
| | Memory 2 | | 2 | 0Ch 86h | 0Ch 86h | 0Ch 86h | 0Ch 86h | 0Ch 86h | 0Ch 86h |
| | Memory 3 | | 2 | 0Eh 30h | 0Eh 30h | 0Eh 30h | 0Eh 30h | 0Eh 30h | 0Eh 30h |
| | Memory 4 | | 2 | 2Eh 98h | 2Eh 98h | 2Eh 97h | 2Eh 97h | 2Eh 96h | 2Eh 96h |
| | Memory 5 | | 0/1 | NA | NA | 94h | 94h | NA | NA |
| | delimiter | | 1 | 00h | 00h | 00h | 00h | 00h | 00h |
| | Peripheral count | | 1 | 21h | 1Dh | 21h | 1Dh | 21h | 1Dh |
| | MSP430CPUXV2 | | 2 | 00h 23h | 00h 23h | 00h 23h | 00h 23h | 00h 23h | 00h 23h |
| | SBW | | 2 | 00h 0Fh | 00h 0Fh | 00h 0Fh | 00h 0Fh | 00h 0Fh | 00h 0Fh |
| | EEM-8 | | 2 | 00h 05h | 00h 05h | 00h 05h | 00h 05h | 00h 05h | 00h 05h |
| | TI BSL | | 2 | 00h FCh | 00h FCh | 00h FCh | 00h FCh | 00h FCh | 00h FCh |
| | Package | | 2 | 00h 1Fh | 00h 1Fh | 00h 1Fh | 00h 1Fh | 00h 1Fh | 00h 1Fh |
| | SFR | | 2 | 10h 41h | 10h 41h | 10h 41h | 10h 41h | 10h 41h | 10h 41h |
| | PMM | | 2 | 02h 30h | 02h 30h | 02h 30h | 02h 30h | 02h 30h | 02h 30h |
| | FCTL | | 2 | 02h 38h | 02h 38h | 02h 38h | 02h 38h | 02h 38h | 02h 38h |
| | CRC16-straight | | 2 | 01h 3Ch | 01h 3Ch | 01h 3Ch | 01h 3Ch | 01h 3Ch | 01h 3Ch |
| | CRC16-bit reversed | | 2 | 00h 3Dh | 00h 3Dh | 00h 3Dh | 00h 3Dh | 00h 3Dh | 00h 3Dh |
| | RAMCTL | | 2 | 00h 44h | 00h 44h | 00h 44h | 00h 44h | 00h 44h | 00h 44h |
| | WDT_A | | 2 | 00h 40h | 00h 40h | 00h 40h | 00h 40h | 00h 40h | 00h 40h |
| | UCS | | 2 | 01h 48h | 01h 48h | 01h 48h | 01h 48h | 01h 48h | 01h 48h |
| | SYS | | 2 | 02h 42h | 02h 42h | 02h 42h | 02h 42h | 02h 42h | 02h 42h |
| | REF | | 2 | 03h A0h | 03h A0h | 03h A0h | 03h A0h | 03h A0h | 03h A0h |
| | Port 1/2 | | 2 | 05h 51h | 05h 51h | 05h 51h | 05h 51h | 05h 51h | 05h 51h |



Table 61. Device Descriptor Table⁽¹⁾ (continued)

| | T | | | | | | | | |
|------------|-------------|---------|---------------|------------|------------|------------|------------|------------|------------|
| | Description | Address | Size bytes | 'F5438A | 'F5437A | 'F5436A | 'F5435A | 'F5419A | 'F5418A |
| | | | Dytes | Value | Value | Value | Value | Value | Value |
| | Port 3/4 | | 2 | 02h 52h | 02h 52h | 02h 52h | 02h 52h | 02h 52h | 02h 52h |
| | Port 5/6 | | 2 | 02h 53h | 02h 53h | 02h 53h | 02h 53h | 02h 53h | 02h 53h |
| | Port 7/8 | | 2 | 02h 54h | 02h 54h | 02h 54h | 02h 54h | 02h 54h | 02h 54h |
| | Port 9/10 | | 2 | 02h 55h | NA | 02h 55h | NA | 02h 55h | NA |
| | Port 11/12 | | 2 | 02h 56h | NA | 02h 56h | NA | 02h 56h | NA |
| | JTAG | | 2 | 08h 5Fh | 0Ch 5Fh | 08h 5Fh | 0Ch 5Fh | 08h 5Fh | 0Ch 5Fh |
| | TA0 | | 2 | 02h 62h | 02h 62h | 02h 62h | 02h 62h | 02h 62h | 02h 62h |
| | TA1 | | 2 | 04h 61h | 04h 61h | 04h 61h | 04h 61h | 04h 61h | 04h 61h |
| | TB0 | | 2 | 04h 67h | 04h 67h | 04h 67h | 04h 67h | 04h 67h | 04h 67h |
| | RTC | | 2 | 0Eh 68h | 0Eh 68h | 0Eh 68h | 0Eh 68h | 0Eh 68h | 0Eh 68h |
| | MPY32 | | 2 | 02h 85h | 02h 85h | 02h 85h | 02h 85h | 02h 85h | 02h 85h |
| | DMA-3 | | 2 | 04h 47h | 04h 47h | 04h 47h | 04h 47h | 04h 47h | 04h 47h |
| | USCI_A/B | | 2 | 0Ch 90h | 0Ch 90h | 0Ch 90h | 0Ch 90h | 0Ch 90h | 0Ch 90h |
| | USCI_A/B | | 2 | 04h 90h | 04h 90h | 04h 90h | 04h 90h | 04h 90h | 04h 90h |
| | USCI_A/B | | 2 | 04h 90h | NA | 04h 90h | NA | 04h 90h | NA |
| | USCI_A/B | | 2 | 04h 90h | NA | 04h 90h | NA | 04h 90h | NA |
| | ADC12_A | | 2 | 08h D1h | 10h D1h | 08h D1h | 10h D1h | 08h D1h | 10h D1h |
| Interrupts | TB0.CCIFG0 | | 1 | 64h | 64h | 64h | 64h | 64h | 64h |
| • | TB0.CCIFG16 | | 1 | 65h | 65h | 65h | 65h | 65h | 65h |
| | WDTIFG | | 1 | 40h | 40h | 40h | 40h | 40h | 40h |
| | USCI_A0 | | 1 | 90h | 90h | 90h | 90h | 90h | 90h |
| | USCI_B0 | | 1 | 91h | 91h | 91h | 91h | 91h | 91h |
| | ADC12_A | | 1 | D0h | D0h | D0h | D0h | D0h | D0h |
| | TA0.CCIFG0 | | 1 | 60h | 60h | 60h | 60h | 60h | 60h |
| | TA0.CCIFG14 | | 1 | 61h | 61h | 61h | 61h | 61h | 61h |
| | USCI_A2 | | 1 | 94h | 01h | 94h | 01h | 94h | 01h |
| | USCI_B2 | | 1 | 95h | 01h | 95h | 01h | 95h | 01h |
| | DMA | | 1 | 46h | 46h | 46h | 46h | 46h | 46h |
| | TA1.CCIFG0 | | 1 | 62h | 62h | 62h | 62h | 62h | 62h |
| | TA1.CCIFG12 | | 1 | 63h | 63h | 63h | 63h | 63h | 63h |
| | P1 | | 1 | 50h | 50h | 50h | 50h | 50h | 50h |
| | USCI_A1 | | 1 | 92h | 92h | 92h | 92h | 92h | 92h |
| | USCI_B1 | | 1 | 93h | 93h | 93h | 93h | 93h | 93h |
| | USCI_A3 | | 1 | 96h | 01h | 96h | 01h | 96h | 01h |
| | USCI_B3 | | 1 | 97h | 01h | 97h | 01h | 97h | 01h |



Table 61. Device Descriptor Table⁽¹⁾ (continued)

| Description | Adduses | Size | 'F5438A | 'F5437A | 'F5436A | 'F5435A | 'F5419A | 'F5418A | |
|-------------|---------|-------|---------|---------|---------|---------|---------|---------|--|
| Description | Address | bytes | Value | Value | Value | Value | Value | Value | |
| P2 | | 1 | 51h | 51h | 51h | 51h | 51h | 51h | |
| RTC_A | | 1 | 68h | 68h | 68h | 68h | 68h | 68h | |
| delimiter | | 1 | 00h | 00h | 00h | 00h | 00h | 00h | |



REVISION HISTORY

| REVISION | DESCRIPTION |
|-----------|--|
| SLAS655 | Product Preview release |
| SLAS655A | Production Data release |
| SLAS655B | Changed f _{XT1,HF,SW} MIN from 1.5 MHz to 0.7 MHz, page 48 |
| OE (COOOD | Changed f _{XT2,HF,SW} MIN from 1.5 MHz to 0.7 MHz, page 49 |
| | Features, Changed Wake-Up From Standby Mode time to 3.5 μs. |
| | Table 3, Changed ACLK description. |
| | Table 8, Changed SYSRSTIV interrupt event at 1Ch to Reserved. |
| | Recommended Operating Conditions, Added note regarding interaction between minimum VCC and SVS. Added typical test conditions. |
| | DCO Frequency, Added note. |
| SLAS655C | Renamed flash banks from numerical to alphabetical to match user's guide. |
| | Updated ADC12_A, REF, and PMM electrical specifications throughout. |
| | 12-Bit ADC, Temperature Sensor and Built-In VMID, Changed t _{SENSOR(sample)} to 100 µs MIN and changed note 2. |
| | Wake-Up From Low-Power Modes and Reset, Updated wakeup times. |
| | Input/Output Schematics, Corrected notes regarding USCI CLK functions taking precedence over USCI STE functions. |
| | Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger, Corrected schematic. |





zti.com 24-Jan-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|-------------------|----------|---|--------------------|------------|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| MSP430F5418AIPN | ACTIVE | LQFP | PN | 80 | 119 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5418A | Samples |
| MSP430F5418AIPNR | ACTIVE | LQFP | PN | 80 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5418A | Samples |
| MSP430F5419AIPZ | ACTIVE | CTIVE LQFP PZ 100 90 Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 85 M430F5419A & no Sb/Br) | | M430F5419A | Samples | | | | | | |
| MSP430F5419AIPZR | ACTIVE | LQFP | PZ | 100 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5419A | Samples |
| MSP430F5419AIZQW | OBSOLETE | BGA MICROSTAR JUNIOR | ZQW | 113 | | TBD | Call TI | Call TI | -40 to 85 | | |
| MSP430F5419AIZQWR | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | M430F5419A | Samples |
| MSP430F5419AIZQWT | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | | M430F5419A | Samples |
| MSP430F5435AIPN | ACTIVE | LQFP | PN | 80 | 119 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5435A | Samples |
| MSP430F5435AIPNR | ACTIVE | LQFP | PN | 80 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5435A | Samples |
| MSP430F5436AIPZ | ACTIVE | LQFP | PZ | 100 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5436A | Samples |
| MSP430F5436AIPZR | ACTIVE | LQFP | PZ | 100 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5436A | Samples |
| MSP430F5436AIZQW | OBSOLETE | BGA MICROSTAR JUNIOR | ZQW | 113 | | TBD | Call TI | Call TI | -40 to 85 | | |
| MSP430F5436AIZQWR | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | M430F5436A | Samples |
| MSP430F5436AIZQWT | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | | M430F5436A | Samples |





www.ti.com 24-Jan-2013

| Orderable Device | Status | Package Type | _ | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|-------------------|----------|----------------------------|---------|------|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | | (2) | | (3) | | (4) | |
| MSP430F5437AIPN | ACTIVE | LQFP | PN | 80 | 119 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5437A | Samples |
| MSP430F5437AIPNR | ACTIVE | LQFP | PN | 80 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5437A | Samples |
| MSP430F5438ACY | ACTIVE | DIESALE | Y | 0 | 64 | Green (RoHS & no Sb/Br) | Call TI | N / A for Pkg Type | -40 to 85 | | Samples |
| MSP430F5438ACYS | ACTIVE | WAFERSALE | YS | 0 | 1 | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| MSP430F5438AGACYS | ACTIVE | WAFERSALE | YS | 0 | 1 | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| MSP430F5438AIPZ | ACTIVE | LQFP | PZ | 100 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5438A | Samples |
| MSP430F5438AIPZR | ACTIVE | LQFP | PZ | 100 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | M430F5438A | Samples |
| MSP430F5438AIZQWR | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 2500 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | M430F5438A | Samples |
| MSP430F5438AIZQWT | ACTIVE | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | M430F5438A | Samples |
| XMS430F5438AIPZ | OBSOLETE | LQFP | PZ | 100 | | TBD | Call TI | Call TI | -40 to 85 | | |
| XMS430F5438AIPZR | OBSOLETE | LQFP | PZ | 100 | | TBD | Call TI | Call TI | -40 to 85 | | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

24-Jan-2013

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

5-Feb-2013 www.ti.com

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------------------|--------------------|-----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430F5418AIPNR | LQFP | PN | 80 | 1000 | 330.0 | 24.4 | 15.0 | 15.0 | 2.1 | 20.0 | 24.0 | Q2 |
| MSP430F5419AIZQWT | BGA MI CROSTA R JUNI OR | ZQW | 113 | 250 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q1 |
| MSP430F5436AIZQWT | BGA MI CROSTA R JUNI OR | ZQW | 113 | 250 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q1 |
| MSP430F5438AIZQWT | BGA MI CROSTA R JUNI OR | ZQW | 113 | 250 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q1 |

www.ti.com 5-Feb-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| MSP430F5418AIPNR | LQFP | PN | 80 | 1000 | 367.0 | 367.0 | 45.0 |
| MSP430F5419AIZQWT | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | 336.6 | 336.6 | 28.6 |
| MSP430F5436AIZQWT | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | 336.6 | 336.6 | 28.6 |
| MSP430F5438AIZQWT | BGA MICROSTAR JUNIOR | ZQW | 113 | 250 | 336.6 | 336.6 | 28.6 |

ZQW (S-PBGA-N113)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.



PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>