

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus**  
**Second Semester 2012-2013**  
**IS F242 Computer Organization**

---

**INSTRUCTIONS**

1. The project weightage is 6% (18 marks) and the deadline is 23<sup>rd</sup> April 2013.
2. This is a team project and the list of team members is available in course page.
3. You are not allowed to take help in terms of suggestions and code from other teams.
4. You are not allowed to use somebody else's code which includes code from internet.
5. If found copied, all members of the team will get -18 marks (will subtract 18 marks from their lab marks). Please see section 4.2 and 4.3 of your course handout for further details.
6. This project will be evaluated according to the following criteria
  - Completeness
  - Correctness
  - Efficiency
  - Programming style
  - Demonstration and
  - Viva

**STEPS TO FOLLOW FOR GETTING A PROJECT ASSIGNED**

1. Each team should decide the preference order (you are suppose to give all the 12 preferences).
2. One person from the team should consolidate the preferences and send the same to my e-mail ([biju@goa.bits-pilani.ac.in](mailto:biju@goa.bits-pilani.ac.in)) at the earliest. [make sure you are sending your preferences to me before Monday 5 P.M]. [Please make sure only one person from a team is sending e-mail to me].
3. Allocation of project is on First Come First Serve basis. No default project allocation is available – i.e. if you are not sending e-mail before Monday 5 P.M, you are not going to do the project.

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #1**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Single cycle implementation**.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Shftamt	Rd	Rt	Rs

I – type

4 bits	6 bits	3 bits	3 bits
Opcode	Immediate	Rt/Rd	Rs

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADD Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001 \text{ XXX } 001 \text{ } 011 \text{ } 010$

SUB Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010 \text{ XXX } 001 \text{ } 011 \text{ } 010$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011 \text{ XXX XXX } 011 \text{ } 010$

MFHI Example:  $\text{Reg}[R1] \leftarrow \text{Hi} \rightarrow 0100 \text{ XXX } 001 \text{ XXX XXX}$

MFLO Example:  $\text{Reg}[R1] \leftarrow \text{Lo} \rightarrow 0101 \text{ XXX } 001 \text{ XXX XXX}$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow 0110 \text{ XXX XXX } 011 \text{ } 010$

SLL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \ll \text{Shftamt} (101) \rightarrow 0111 \text{ } 101 \text{ } 001 \text{ XXX } 010$

SRL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \gg \text{Shftamt} (101) \rightarrow 1000 \text{ } 101 \text{ } 001 \text{ XXX } 010$

SRA Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \gg \text{Shftamt} (101) \rightarrow 1001 \text{ } 101 \text{ } 001 \text{ XXX } 010$

LW Example:  $\text{Reg}[R1] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \rightarrow 1010 \text{ } 000011 \text{ } 001 \text{ } 010$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R1] \rightarrow 1011 \text{ } 000011 \text{ } 001 \text{ } 010$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R1]$ , else NZ flag=0  $\rightarrow 1100 \text{ } 000111 \text{ } 001 \text{ } 010$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\text{bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8 \text{ bit immediate: } 8'd0 \rightarrow 1101 \text{ } 001100 \text{ } 011 \text{ } X11$

8 bit immediate value is  $\text{IR}[6:11]:\text{IR}[1:0]$

ORI Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 1110 \text{ } 000011 \text{ } 001 \text{ } 010$

J Example:  $\text{PC} \leftarrow 3 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(12 \text{ bits} \ll 1) \rightarrow 1111 \text{ } 0000000000011$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2], \text{Reg}[R3] \leftarrow \text{PC}+2 \rightarrow 0000 \text{ XXX } 011 \text{ XXX } 010$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #2**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Multi cycle implementation**.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Shftamt	Rd	Rt	Rs

I – type

4 bits	6 bits	3 bits	3 bits
Opcode	Immediate	Rt/Rd	Rs

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADD Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001 \text{ XXX } 001 \text{ } 011 \text{ } 010$

SUB Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010 \text{ XXX } 001 \text{ } 011 \text{ } 010$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011 \text{ XXX XXX } 011 \text{ } 010$

MFHI Example:  $\text{Reg}[R1] \leftarrow \text{Hi} \rightarrow 0100 \text{ XXX } 001 \text{ XXX XXX}$

MFLO Example:  $\text{Reg}[R1] \leftarrow \text{Lo} \rightarrow 0101 \text{ XXX } 001 \text{ XXX XXX}$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow 0110 \text{ XXX XXX } 011 \text{ } 010$

SLL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \ll \text{Shftamt} (101) \rightarrow 0111 \text{ } 101 \text{ } 001 \text{ XXX } 010$

SRL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \gg \text{Shftamt} (101) \rightarrow 1000 \text{ } 101 \text{ } 001 \text{ XXX } 010$

SRA Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \gg \text{Shftamt} (101) \rightarrow 1001 \text{ } 101 \text{ } 001 \text{ XXX } 010$

LW Example:  $\text{Reg}[R1] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \rightarrow 1010 \text{ } 000011 \text{ } 001 \text{ } 010$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R1] \rightarrow 1011 \text{ } 000011 \text{ } 001 \text{ } 010$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R1]$ , else NZ flag=0  $\rightarrow 1100 \text{ } 000111 \text{ } 001 \text{ } 010$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\text{bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8 \text{ bit immediate}: 8'd0 \rightarrow 1101 \text{ } 001100 \text{ } 011 \text{ } X11$

8 bit immediate value is  $\text{IR}[6:11]:\text{IR}[1:0]$

ORI Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 1110 \text{ } 000011 \text{ } 001 \text{ } 010$

J Example:  $\text{PC} \leftarrow 3 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(12 \text{ bits} \ll 1) \rightarrow 1111 \text{ } 0000000000011$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2], \text{Reg}[R3] \leftarrow \text{PC}+2 \rightarrow 0000 \text{ XXX } 011 \text{ XXX } 010$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #3**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Pipelined implementation**. Assume that there is no dependency between instructions in pipeline.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Shftamt	Rd	Rt	Rs

I – type

4 bits	6 bits	3 bits	3 bits
Opcode	Immediate	Rt/Rd	Rs

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADD Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001 \text{ XXX } 001 \text{ } 011 \text{ } 010$

SUB Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010 \text{ XXX } 001 \text{ } 011 \text{ } 010$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011 \text{ XXX XXX } 011 \text{ } 010$

SLL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \ll \text{Shftamt} (101) \rightarrow 0100 \text{ } 101 \text{ } 001 \text{ XXX } 010$

SRL Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \gg \text{Shftamt} (101) \rightarrow 0101 \text{ } 101 \text{ } 001 \text{ XXX } 010$

LW Example:  $\text{Reg}[R1] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \rightarrow 0110 \text{ } 000011 \text{ } 001 \text{ } 010$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R1] \rightarrow 0111 \text{ } 000011 \text{ } 001 \text{ } 010$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R1]$ , else NZ flag=0  $\rightarrow 1000 \text{ } 000111 \text{ } 001 \text{ } 010$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\text{bits} \ll 1)$

ORI Example:  $\text{Reg}[R1] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 1001 \text{ } 000011 \text{ } 001 \text{ } 010$

J Example:  $\text{PC} \leftarrow 3 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(12 \text{ bits} \ll 1) \rightarrow 1010 \text{ } 0000000000011$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2], \text{Reg}[R3] \leftarrow \text{PC}+2 \rightarrow 1011 \text{ XXX } 011 \text{ XXX } 010$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #4**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Single cycle implementation**.

R – type

4 bits	4 bits	4 bits	4 bits
Function field	Rt	Rs and Rd	Opcode

I – type

8 bits	4 bits	4 bits
Immediate	Rs and Rd	Opcode

J – type

12 bits	4 bits
Immediate	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001\ 0011\ 0010\ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010\ 0011\ 0010\ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011\ 0011\ 0010\ 0000$

MFHI Example:  $\text{Reg}[R2] \leftarrow \text{Hi} \rightarrow \text{XXXX}\ \text{XXXX}\ 0010\ 0001$

MFLO Example:  $\text{Reg}[R2] \leftarrow \text{Lo} \rightarrow \text{XXXX}\ \text{XXXX}\ 0010\ 0010$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0011$

SLLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \ll \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0100$

SRLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0101$

SRAV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \ggg \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0110$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(8\ \text{bits})] \rightarrow 00000100\ 0010\ 0111$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(8\ \text{bits})] \leftarrow \text{Reg}[R2] \rightarrow 00000100\ 0010\ 1000$

BEQ Example: Z flag=1 if  $\text{Reg}[R2] = \text{Reg}[R2+1]$ , else Z flag=0  $\rightarrow 00000100\ 0010\ 1001$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(8\ \text{bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8\ \text{bit immediate: } 8'd0 \rightarrow 10000111\ 0011\ 1010$

8 bit immediate value is IR[15:8]

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(8\ \text{bits}) \rightarrow 11010000\ 0010\ 1011$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(8\ \text{bits}) \rightarrow 00000111\ 0010\ 1100$

JAL Example:  $\text{PC} \leftarrow 3\ \text{bits MSB}[(\text{PC}+2)]: \text{Sext}(12\ \text{bits} \ll 1), \text{Reg}[R15] \leftarrow \text{PC}+2$   
 $\rightarrow 000000000101\ 1101$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #5**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Multi cycle implementation**.

R – type

4 bits	4 bits	4 bits	4 bits
Function field	Rt	Rs and Rd	Opcode

I – type

8 bits	4 bits	4 bits
Immediate	Rs and Rd	Opcode

J – type

12 bits	4 bits
Immediate	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001\ 0011\ 0010\ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010\ 0011\ 0010\ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011\ 0011\ 0010\ 0000$

MFHI Example:  $\text{Reg}[R2] \leftarrow \text{Hi} \rightarrow \text{XXXX XXXX } 0010\ 0001$

MFLO Example:  $\text{Reg}[R2] \leftarrow \text{Lo} \rightarrow \text{XXXX XXXX } 0010\ 0010$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow \text{XXXX } 0011\ 0010\ 0011$

SLLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \ll \text{Reg}[R3] \rightarrow \text{XXXX } 0011\ 0010\ 0100$

SRLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{Reg}[R3] \rightarrow \text{XXXX } 0011\ 0010\ 0101$

SRAV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \ggg \text{Reg}[R3] \rightarrow \text{XXXX } 0011\ 0010\ 0110$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(8\text{ bits})] \rightarrow 00000100\ 0010\ 0111$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(8\text{ bits})] \leftarrow \text{Reg}[R2] \rightarrow 00000100\ 0010\ 1000$

BEQ Example: Z flag=1 if  $\text{Reg}[R2] = \text{Reg}[R2+1]$ , else Z flag=0  $\rightarrow 00000100\ 0010\ 1001$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(8\text{ bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8\text{ bit immediate: } 8'd0 \rightarrow 10000111\ 0011\ 1010$

8 bit immediate value is IR[15:8]

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(8\text{ bits}) \rightarrow 11010000\ 0010\ 1011$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(8\text{ bits}) \rightarrow 00000111\ 0010\ 1100$

JAL Example:  $\text{PC} \leftarrow 3\text{ bits MSB }[(\text{PC}+2)]: \text{Sext}(12\text{ bits} \ll 1), \text{Reg}[R15] \leftarrow \text{PC}+2$   
 $\rightarrow 000000000101\ 1101$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #6**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Pipelined implementation**.

R – type

4 bits	4 bits	4 bits	4 bits
Function field	Rt	Rs and Rd	Opcode

I – type

8 bits	4 bits	4 bits
Immediate	Rs and Rd	Opcode

J – type

12 bits	4 bits
Immediate	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow 0001\ 0011\ 0010\ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow 0010\ 0011\ 0010\ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow 0011\ 0011\ 0010\ 0000$

SLLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \ll \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0001$

SRLV Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{Reg}[R3] \rightarrow \text{XXXX}\ 0011\ 0010\ 0010$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R2] + \text{Sext}(8\ \text{bits})] \rightarrow 00000100\ 0010\ 0011$

SW Example:  $\text{Memory}[\text{Reg}[R2] + \text{Sext}(8\ \text{bits})] \leftarrow \text{Reg}[R2] \rightarrow 00000100\ 0010\ 0100$

BEQ Example: Z flag=1 if  $\text{Reg}[R2] = \text{Reg}[R2+1]$ , else Z flag=0  $\rightarrow 00000100\ 0010\ 0101$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(8\ \text{bits} \ll 1)$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \text{ OR } \text{Zext}(8\ \text{bits}) \rightarrow 11010000\ 0010\ 0110$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(8\ \text{bits}) \rightarrow 00000111\ 0010\ 0111$

JAL Example:  $\text{PC} \leftarrow 3\ \text{bits MSB}[(\text{PC}+2)]; \text{Sext}(12\ \text{bits} \ll 1), \text{Reg}[R15] \leftarrow \text{PC}+2$

$\rightarrow 000000000101\ 1000$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #7**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Single cycle implementation**.

R – type

3 bits	3 bits	3 bits	3 bits	4 bits
Shftamt	Function field	Rt	Rs and Rd	Opcode

I – type

6 bits	3 bits	3 bits	4 bits
Immediate	Rt	Rd/Rs	Opcode

J – type

9 bits	3 bits	4 bits
Immediate	Rd	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow \text{XXX } 001 \ 011 \ 010 \ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow \text{XXX } 010 \ 011 \ 010 \ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow \text{XXX } 011 \ 011 \ 010 \ 0000$

MFHI Example:  $\text{Reg}[R2] \leftarrow \text{Hi} \rightarrow \text{XXX XXX XXX } 010 \ 0001$

MFLO Example:  $\text{Reg}[R2] \leftarrow \text{Lo} \rightarrow \text{XXX XXX XXX } 010 \ 0010$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow \text{XXX XXX } 011 \ 010 \ 0011$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0100$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0101$

SRA Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0110$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \rightarrow 000001 \ 011 \ 010 \ 0111$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R2] \rightarrow 000001 \ 011 \ 010 \ 1000$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 000001 \ 011 \ 010 \ 1001$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6 \text{ bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8 \text{ bit immediate: } 8'd0 \rightarrow 10000111 \ \text{X } 011 \ 1010$

8 bit immediate value is  $\text{IR}[15:8]$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 110100 \ 011 \ 010 \ 1011$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(9 \text{ bits}) \rightarrow 000000111 \ 010 \ 1100$

JAL Example:  $\text{PC} \leftarrow 6 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(9 \text{ bits} \ll 1), \text{Reg}[R2] \leftarrow \text{PC}+2$   
 $\rightarrow 000000111 \ 010 \ 1101$



**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #8**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Multi cycle implementation**.

R – type

3 bits	3 bits	3 bits	3 bits	4 bits
Shftamt	Function field	Rt	Rs and Rd	Opcode

I – type

6 bits	3 bits	3 bits	4 bits
Immediate	Rt	Rd/Rs	Opcode

J – type

9 bits	3 bits	4 bits
Immediate	Rd	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow \text{XXX } 001 \ 011 \ 010 \ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow \text{XXX } 010 \ 011 \ 010 \ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow \text{XXX } 011 \ 011 \ 010 \ 0000$

MFHI Example:  $\text{Reg}[R2] \leftarrow \text{Hi} \rightarrow \text{XXX XXX XXX } 010 \ 0001$

MFLO Example:  $\text{Reg}[R2] \leftarrow \text{Lo} \rightarrow \text{XXX XXX XXX } 010 \ 0010$

MTLH (Move to Hi and Lo)

Example:  $\text{Hi} \leftarrow \text{Reg}[R2], \text{Lo} \leftarrow \text{Reg}[R3] \rightarrow \text{XXX XXX } 011 \ 010 \ 0011$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0100$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0101$

SRA Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{IR}[3:0] \rightarrow 0100 \ \text{XX } 011 \ 010 \ 0110$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \rightarrow 000001 \ 011 \ 010 \ 0111$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R2] \rightarrow 000001 \ 011 \ 010 \ 1000$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 000001 \ 011 \ 010 \ 1001$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6 \text{ bits} \ll 1)$

LUI Example:  $\text{Reg}[R3] \leftarrow 8 \text{ bit immediate}: 8'd0 \rightarrow 10000111 \ \text{X } 011 \ 1010$

8 bit immediate value is  $\text{IR}[15:8]$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 110100 \ 011 \ 010 \ 1011$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(9 \text{ bits}) \rightarrow 000000111 \ 010 \ 1100$

JAL Example:  $\text{PC} \leftarrow 6 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(9 \text{ bits} \ll 1), \text{Reg}[R2] \leftarrow \text{PC}+2$   
 $\rightarrow 000000111 \ 010 \ 1101$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #9**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Pipelined implementation**.

R – type

3 bits	3 bits	3 bits	3 bits	4 bits
Shftamt	Function field	Rt	Rs and Rd	Opcode

I – type

6 bits	3 bits	3 bits	4 bits
Immediate	Rt	Rd/Rs	Opcode

J – type

9 bits	3 bits	4 bits
Immediate	Rd	Opcode

Instructions:

ADD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] + \text{Reg}[R3] \rightarrow \text{XXX } 001 \ 011 \ 010 \ 0000$

SUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] - \text{Reg}[R3] \rightarrow \text{XXX } 010 \ 011 \ 010 \ 0000$

DIVU Example:  $\text{Hi, Lo} \leftarrow \text{Reg}[R2] / \text{Reg}[R3] \rightarrow \text{XXX } 011 \ 011 \ 010 \ 0000$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll \text{IR}[3:0] \rightarrow 0100 \ \text{XX} \ 011 \ 010 \ 0001$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R2] \gg \text{IR}[3:0] \rightarrow 0100 \ \text{XX} \ 011 \ 010 \ 0010$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \rightarrow 000001 \ 011 \ 010 \ 0011$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6 \text{ bits})] \leftarrow \text{Reg}[R2] \rightarrow 000001 \ 011 \ 010 \ 0100$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 000001 \ 011 \ 010 \ 0101$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6 \text{ bits} \ll 1)$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \text{ OR } \text{Zext}(6 \text{ bits}) \rightarrow 110100 \ 011 \ 010 \ 0110$

JR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Sext}(9 \text{ bits}) \rightarrow 000000111 \ 010 \ 0111$

JAL Example:  $\text{PC} \leftarrow 6 \text{ bits MSB } [(\text{PC}+2)]: \text{Sext}(9 \text{ bits} \ll 1), \text{Reg}[R2] \leftarrow \text{PC}+2$

$\rightarrow 000000111 \ 010 \ 1000$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #10**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Single cycle implementation**.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Rd	Rt	Rs1	Rs2

I – type

4 bits	3 bits	3 bits	6 bits
Opcode	Rd/Rt	Rs	Immediate

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADDD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] + \text{Reg}[R4] \rightarrow 0000\ 010\ 100\ 001\ 011$

SUBB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] - \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0001\ 010\ 100\ 001\ 011$

ADSUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0010\ 010\ 100\ 001\ 011$

DIVU Example:  $\text{Reg}[R2], \text{Reg}[R4] \leftarrow \text{Reg}[R1] / \text{Reg}[R3] \rightarrow 0011\ 010\ 100\ 001\ 011$

ADDI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R4] + \text{Sext}(3\ \text{bits}) \rightarrow 0100\ 010\ 100\ 001\ 011$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll 6\ \text{bits Imm} \rightarrow 0101\ 010\ 011\ 000111$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \gg 6\ \text{bits Imm} \rightarrow 0110\ 010\ 011\ 000111$

SRA Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \gg 6\ \text{bits Imm} \rightarrow 0111\ 010\ 011\ 000111$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \rightarrow 1000\ 010\ 011\ 000001$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \leftarrow \text{Reg}[R2] \rightarrow 1001\ 010\ 011\ 000001$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 1010\ 011\ 010\ 000011$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\ \text{bits} \ll 1)$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \text{ OR Zext}(6\ \text{bits}) \rightarrow 1011\ 010\ 011\ 110100$

J Example:  $\text{PC} \leftarrow 3\ \text{bits MSB}[(\text{PC}+2)]: \text{Sext}(12\ \text{bits} \ll 1) \rightarrow 1100\ 000000111010$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Reg}[R3], \text{Reg}[R4] \leftarrow \text{PC}+2 \rightarrow 1101\ 100\ \text{XXX}\ 010\ 011$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #11**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Multi cycle implementation**.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Rd	Rt	Rs1	Rs2

I – type

4 bits	3 bits	3 bits	6 bits
Opcode	Rd/Rt	Rs	Immediate

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADDD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] + \text{Reg}[R4] \rightarrow 0000\ 010\ 100\ 001\ 011$

SUBB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] - \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0001\ 010\ 100\ 001\ 011$

ADSUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0010\ 010\ 100\ 001\ 011$

DIVU Example:  $\text{Reg}[R2], \text{Reg}[R4] \leftarrow \text{Reg}[R1] / \text{Reg}[R3] \rightarrow 0011\ 010\ 100\ 001\ 011$

ADDI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R4] + \text{Sext}(3\ \text{bits}) \rightarrow 0100\ 010\ 100\ 001\ 011$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll 6\ \text{bits Imm} \rightarrow 0101\ 010\ 011\ 000111$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \gg 6\ \text{bits Imm} \rightarrow 0110\ 010\ 011\ 000111$

SRA Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \gg 6\ \text{bits Imm} \rightarrow 0111\ 010\ 011\ 000111$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \rightarrow 1000\ 010\ 011\ 000001$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \leftarrow \text{Reg}[R2] \rightarrow 1001\ 010\ 011\ 000001$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 1010\ 011\ 010\ 000011$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\ \text{bits} \ll 1)$

ORI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \text{ OR Zext}(6\ \text{bits}) \rightarrow 1011\ 010\ 011\ 110100$

J Example:  $\text{PC} \leftarrow 3\ \text{bits MSB}[(\text{PC}+2)]: \text{Sext}(12\ \text{bits} \ll 1) \rightarrow 1100\ 000000111010$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Reg}[R3], \text{Reg}[R4] \leftarrow \text{PC}+2 \rightarrow 1101\ 100\ \text{XXX}\ 010\ 011$

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**  
**K. K. BIRLA Goa Campus, Second Semester 2012-2013**  
**IS F242 Computer Organization, Project, Deadline: 23<sup>rd</sup> April 2013**

**Question #12**

Design an optimized datapath for the architecture with following instruction formats and instructions. Implement the same as a **Pipelined implementation**.

R – type

4 bits	3 bits	3 bits	3 bits	3 bits
Opcode	Rd	Rt	Rs1	Rs2

I – type

4 bits	3 bits	3 bits	6 bits
Opcode	Rd/Rt	Rs	Immediate

J – type

4 bits	12 bits
Opcode	Immediate

Instructions:

ADDD Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] + \text{Reg}[R4] \rightarrow 0000\ 010\ 100\ 001\ 011$

SUBB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] - \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0001\ 010\ 100\ 001\ 011$

ADSUB Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R3] - \text{Reg}[R4] \rightarrow 0010\ 010\ 100\ 001\ 011$

ADDI Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R1] + \text{Reg}[R4] + \text{Sext}(3\ \text{bits}) \rightarrow 0011\ 010\ 100\ 001\ 011$

SLL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \ll 6\ \text{bits Imm} \rightarrow 0100\ 010\ 011\ 000111$

SRL Example:  $\text{Reg}[R2] \leftarrow \text{Reg}[R3] \gg 6\ \text{bits Imm} \rightarrow 0101\ 010\ 011\ 000111$

LW Example:  $\text{Reg}[R2] \leftarrow \text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \rightarrow 0110\ 010\ 011\ 000001$

SW Example:  $\text{Memory}[\text{Reg}[R3] + \text{Sext}(6\ \text{bits})] \leftarrow \text{Reg}[R2] \rightarrow 0111\ 010\ 011\ 000001$

BNE Example: NZ flag=1 if  $\text{Reg}[R2] \neq \text{Reg}[R3]$ , else NZ flag=0  $\rightarrow 1000\ 011\ 010\ 000011$

$\text{PC} \leftarrow (\text{PC}+2) + \text{Sext}(6\ \text{bits} \ll 1)$

J Example:  $\text{PC} \leftarrow 3\ \text{bits MSB}[(\text{PC}+2)]: \text{Sext}(12\ \text{bits} \ll 1) \rightarrow 1001\ 000000111010$

JALR Example:  $\text{PC} \leftarrow \text{Reg}[R2] + \text{Reg}[R3], \text{Reg}[R4] \leftarrow \text{PC}+2 \rightarrow 1010\ 100\ \text{XXX}\ 010\ 011$