COMPUTER ORGANIZATION (IS F242)

LECT 47: PIPELINING

Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - □ ⇒ Very Long Instruction Word (VLIW)

Scheduling Static Multiple Issue


- Compiler must remove some/all hazards
 - Static branch prediction & code scheduling by compiler to reduce or prevent hazards
 - Reorder instructions into issue packets
 - The set of instructions that issues together in 1 clock cycle; the packet may be determined statically by the compiler or dynamically by the processor
 - No dependencies with a packet
 - Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
 - Pad with nop if necessary

MIPS with Static Dual Issue

- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB

MIPS with Static Dual Issue



Hazards in the Dual-Issue MIPS

- More instructions executing in parallel
- EX data hazard
 - Forwarding avoided stalls with single-issue
 - Now can't use ALU result in load/store in same packet
 - add \$t0, \$s0, \$s1 load \$s2, 0(\$t0)
 - Split into two packets, effectively a stall
- Load-use hazard
 - Still one cycle use latency, but now two instructions
- More aggressive scheduling required

Scheduling Example

Schedule this for dual-issue MIPS

```
Loop: Iw $t0, 0($s1) # $t0=array element addu $t0, $t0, $s2 # add scalar in $s2 sw $t0, 0($s1) # store result addi $s1, $s1, -4 # decrement pointer bne $s1, $zero, Loop # branch $s1! =0
```

	ALU/branch	Load/store	cycle
Loop:	nop	Iw \$t0, 0(\$s1)	1
	addi \$s1, \$s1, -4	nop	2
	addu \$t0, \$t0 , \$s2	nop	3
	bne \$s1, \$zero, Loop	sw \$t0, 4(\$s1)	4

•
$$IPC = 5/4 = 1.25$$
 (c.f. peak $IPC = 2$)

Loop Unrolling

- Replicate loop body to expose more parallelism
 - Reduces loop-control overhead
- Use different registers per replication
 - Called "register renaming"
 - Avoid loop-carried "anti-dependencies"
 - Store followed by a load of the same register
 - Aka "name dependence"
 - Reuse of a register name

Loop unrolling

- A technique to get more performance from loops that access arrays, in which multiple copies of the loop body are made and instructions from different iterations are scheduled together
- Register renaming the renaming of registers, by the compiler or the hardware to remove anti dependencies (not true data dependencies)

Loop	lw	\$t0, 0(\$s1)	
	addu	\$t0, \$t0, \$s2	
•	SW	\$t0, 0(\$s1)	
	addi	\$s1, \$s1, -4	
	bne	\$s1, \$zero, Loop	

	ALU or branch Inst		Data transfer inst		Clock cycle	
Loop			lw	\$t0, 0(\$s1)	1	
	addi	\$s1, \$s1, -4			2	
	addu	\$t0, \$t0, \$s2			3	
	bne	\$s1, \$zero, Loop	SW	\$t0, 0(\$s1)	4	
	ALU or branch Inst		Data transfer inst		Clock cycle	
Loop	addi	\$s1, \$s1, -16	lw	\$t0, 0(\$s1)	1	
			lw	\$t1, 12(\$s1)	2	
	addu	\$t0, \$t0, \$s2	lw	\$t2, 8(\$s1)	3	
	addu	\$t1, \$t1, \$s2	lw	\$t3, 4(\$s1)	4	
	addu	\$t2, \$t2, \$s2	sw	\$t0, 16(\$s1)	5	
	addu	\$t3, \$t3, \$s2	sw	\$t1, 12(\$s1)	6	
			SW	\$t2, 8(\$s1)	7	
	bne	\$s1, \$zero, Loop	sw	\$t3, 4(\$s1)	8	

Loop Unrolling Example

	ALU/branch	Load/store	cycle
Loop:	addi \$s1, \$s1, -16	Iw \$t0, 0(\$s1)	1
	nop	Iw \$t1, 12(\$s1)	2
	addu \$t0, \$t0 , \$s2	Iw \$t2, 8(\$s1)	3
	addu \$t1, \$t1 , \$s2	Iw \$t3, 4(\$s1)	4
	addu \$t2, \$t2 , \$s2	sw \$t0, 16(\$s1)	5
	addu \$t3, \$t4 , \$s2	sw \$t1, 12(\$s1)	6
	nop	sw \$t2, 8(\$s1)	7
	bne \$s1, \$zero, Loop	sw \$t3, 4(\$s1)	8

- IPC = 14/8 = 1.75
 - Closer to 2, but at cost of registers and code size