

**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI K. K. BIRLA Goa Campus**  
**Second Semester 2012-2013**  
**IS F242 Computer Organization**  
**Lab – 3, 26<sup>th</sup> February 2013**

---

Design and implement the following using verilog HDL in **Xilinx software** with the following specifications.

```
module DFF( input D, output reg Q );
```

```
module RShiftReg(input Clk, input Load, input [3:0] Qval, input [3:0] Res, output [8:0] Q);
```

```
module Adder(input Ctrl0, input Ctrl1, input [3:0] A, input [3:0] M, output reg [3:0] Out);
```

```
module BoothMul(input Clk, input Load, input [3:0] Qval, input [3:0] M, output reg [3:0] Qout, output reg [3:0] Aout);
```

```
module testben;
```

