
Q1:- Derive the state table and the state diagram of the sequential circuit shown in Fig



Q1:- Answer

JA = x

KA = B'x' + Bx

JB= A'


KB=A+x

Y=AB


Z=A'B+x'

Q1:- Answer

Pres	sent	Input	Ne	xt	Out	put	Flip	o-flop)	
Stat	e		Sta	ite			Inp	ut		
A	В	X	A	В	Y	Z	J_A	K _A	J_{B}	K _B
0	0	0	0	1	0	1	0	1	1	0
0	0	1	1	1	0	0	1	0	1	1
0	1	0	0	1	0	1	0	0	1	0
0	1	1	1	0	0	1	1	1	1	1
1	0	0	0	0	0	1	0	1	0	1
1	0	1	1	0	0	0	1	0	0	1
1	1	0	1	0	1	1	0	0	0	1
1	1	1	0	0	1	0	1	1	0	1




Q2:-Design the sequential circuit specified by the state diagram of Fig




Q2:- Answer


Pre	resent Input			Next			Flip-flop		
Sta	ite			Sta	ite		Inputs		
A	В	С	X	A	В	С	T_{A}	T _B	T _C
0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	0
0	0	1	0	0	1	0	0	1	1
0	0	1	1	0	1	1	0	1	0
0	1	0	0	0	1	1	0	0	1
0	1	0	1	1	0	0	1	1	0
0	1	1	0	1	0	0	1	1	1
0	1	1	1	1	0	1	1	1	0
1	0	0	0	1	0	1	0	0	1
1	0	0	1	1	1	0	0	1	0
1	0	1	0	1	1	0	0	1	1
1	0	1	1	1	1	1	0	1	0
1	1	0	0	1	1	1	0	0	1
1	1	0	1	0	0	0	1	1	0
1	1	1	0	0	0	0	1	1	1
1	1	1	1	0	0	1	1	1	0

Q2:- Answer






$$T_C = x$$




Q3:-Given the state diagram below, generate the state table and design a sequential circuit using D flip fops.



Q3:- Answer

P	PS		NS		Out
A	В	X	A	В	у
0	0	0	0	1	0
0	0	1	1	0	0
0	1	0	1	1	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	0	1	0

∖ Bx									
$A \setminus$	00	01	11	10					
0		1		1					
1		1		1					



Flip – Flop inputs


$$D_A$$
=B'x +Bx'=B \oplus x

$$D_B = Ax + A'x' = (A \oplus x)'$$

$$D_A = A(t+1)$$

$$D_B = B(t+1)$$


$$Y = ABx'$$




Q4:-Convert a T flip-flop to a JK flip-flop by including input gates to the T flip flop. The gates needed for the input of the T flip flop can be determined by means of sequential circuit design procedures. The sequential circuit to be considered will have one T flip flop and two inputs, J and K.

Present	Inputs		Next	Flip Flop
State			State	Input
Q	J	K	Q	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

Q4:- Answer






Q5:-Design a sequential circuit with two D flip flops, and two inputs, E and x. If E =0, the circuit remains in the same state regardless of the value of x. When E = 1 and x = 1, the circuit goes through the state transitions from 00 to 01 to 10 back to 00, and repeats. When E = 1 and x = 0, the circuit goes through the state transitions from 00 to 10 to 01 back to 00, and repeats. The circuit is to be designed by treating the unused state(s) as don't care condition(s). The final circuit must be analyzed to ensure that it is **self-correcting.**


Q5:- Answer

Presen	t State	Inp	Inputs 1		State	Flip Flop Inputs	
A	В	E	X	A	В	$\mathbf{D}_{\mathbf{A}}$	\mathbf{D}_{B}
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	1	0	1	0
0	0	1	1	0	1	0	1
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	1
0	1	1	0	0	0	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	1	0	1
1	0	1	1	0	0	0	0
1	1	0	0			X	X
1	1	0	1			X	X
1	1	1	0			X	X
1	1	1	1			X	X

Q5:- Answer



$$D_A = AE' + BEx + A'B'Ex'$$



$$D_{B} = BE' + AEx' + A'B'Ex$$

Q5:- Answer

$$D_A=AE'+BEx+A'B'Ex'$$


$$D_{B} = BE' + AEx' + A'B'Ex$$

Present State		Inputs		Next State		Flip Flop Inputs	
A	В	E	X	A	В	$\mathbf{\dot{D}_{A}}$	$\mathbf{D}_{\mathrm{B}}^{\prime}$
1	1	0	0	1	1	1	1
1	1	0	1	1	1	1	1
1	1	1	0	0	1	0	1
1	1	1	1	0	0	1	0


- Q6:- For the following truth table, solve the following problems:
- a.) By inspection of the truth table, use a 2:1 mux, with A as the select signal, to implement the logic function.
- b.) Derive an algebraic equation for F then use a 2:1 mux, with B as the select signal, to implement the function. That is, use the algebraic method to derive the needed input logic.

Q6 a:- Answer

A	В	\mathbf{C}	L		
0	0	0	1		
0	0	1	0	A = 0	F = B + C
0	1	0	1		1 2
0	1	1	1		
1	0	0	0		
1	0	1	1	A = 1	$F = B \oplus C$
1	1	0	1		1 Buc
1	1	1	0	J	




Q6b :- Answer



$$F = A'B + A'C' + BC' + AB'C$$


$$\begin{split} F_{B=0} &= A'(0) + A'C' + (0)C' + A(1)C = A'C' + AC = A \equiv C \\ F_{B=1} &= A'(1) + A'C' + (1)C' + A(0)C = A' + A'C' + C' = A' + C' \end{split}$$




Q7:- Using a 3:8 decoder, implement the following logic function: F(A,B,C) = A + BC' + A'B


Q7:- Answer

In order to use a decoder, we need to find the minterm expansion. This can be done by expanding the terms of the equation given.





Q8:- Assuming the asynchronous **RESET signal is asserted briefly before the clock begins to** oscillate, what is the count sequence output on **A B C for the circuit shown below. Note that** the **RESET signal is connected to asynchronous SET inputs on these flip flops.**



Q8:- Answer

From the schematic, we can derive the following next state equations.

$$N_A = A'$$
 $N_B = (AC')' = A' + C$ $N_c = AC + B'$

Since the reset is connected to "SET" inputs, the reset causes the sequence to start at "111". Based on these equations, we can fill out the next state table:

A	В	C	N_A	N_B	$N_{\rm C}$
0	0	0	1	1	1
0	0	1	1	1	1
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	0	0	0
1	1	1	0	1	1


111, 011, 110, 000, 111, ...

Q9:- Multiplexers as Data Selectors. Implement the following function using 4:1 Mux

A	В	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Q9:- Answer

A	В	C	D	F	
0	0	0	0	0	
0	0	0	1	0	\boldsymbol{C}
0	0	1	0	1	
0	0	1	1	1	
0	1	0	0	0	
0	1	0	1	1	D
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	0	
1	0	0	1	0	\boldsymbol{C}
1	0	1	0	1	
1	0	1	1	1	
1	1	0	0	0	
1	1	0	1	0	CD
1	1	1	0	0	
1	1	1	1	1	



Q10:- Implement the above truth table using 2:1 mux

A	В	\mathbf{C}	D	F	
0	0	0	0	0	
0	0	0	1	0	
0	0	1	0	1	$\overline{B}C + BD$
0	0	1	1	1	
0	1	0	0	0	
0	1	0	1	1	
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	0	
1	0	0	1	0	
1	0	1	0	1	$\overline{B}C+CD$
1	0	1	1	1	
1	1	0	0	0	
1	1	0	1	0	
1	1	1	0	0	
1	1	1	1	1	

