### TUT-VII

25.09.2012

## Add binary numbers

1. 0.1011+0.1111

Ans: 1.1010

2. 1001 1011+1001 1101

Ans: 1 0011 1000

2. What is 2's complement of each of the following numbers? Determine the decimal value in each case

- b) 11001
- c) 1001
- d) 111001
- e) 01001

Ans: -7,-7,-7 and +9

### Binary Addition with sign bit

- Consider a number uses 5 bits to represent its magnitude while its 6<sup>th</sup> bit indicates its sign.
- What is representation range in this case?
- 2<sup>5</sup> (Thirty-two integer steps from 0 to max)
- This means that we can represent a number as high as  $+31_{10}$  (011111<sub>2</sub>) or as low as  $-32_{10}$  (100000<sub>2</sub>)

## Binary Addition with sign bit

- Add 17<sub>10</sub> and 19<sub>10</sub>
- Answer should be  $+36_{10}$

```
• 17<sub>10</sub> = 10001<sub>2</sub>

• 19<sub>10</sub> = 10011<sub>2</sub>

1 11 <--- Carry bits

010001

+ 010011

-----

100100 -28<sub>10</sub>
```

What is decimal equivalent of answer?

```
    Add (-17<sub>10</sub>) and (-19<sub>10</sub>)
```

### Overflow condition


With the restrictions of the (six-bit) number field , the magnitude of the true and proper sum ( $36_{10}$ ) exceeds the allowable limit called OVERFLOW CONDITION

- Add the following in binary inn which cases OVERFLOW OCCURS?
  - 1. 3<sub>10</sub>+2<sub>10</sub>
  - 2. 5<sub>10</sub>+4<sub>10</sub>
  - 3.  $-4_{10} + (-6_{10})$

### How to detect Overflow condition?


- Examine sign bits of two numbers being added
- Examine the sign bit of the result
- Overflow occurs whenever the numbers being added are
  - both positive AND the sign bit of the result is 1
     OR
  - Both negative and the sign bit of the result is 0

# Design a logic circuit for the figure ,that will produce output=1 whenever the overflow condition occurs




## Logic Design of Overflow Circuit

- Both nos. +ve AND the sign bit of the result is 1
   OR
- Both nos. -ve and the sign bit of the result is 0




# Design a logic circuit for the figure ,that will produce output=1 whenever the overflow condition occurs




# Alternate logic for Overflow detection

- 0 carried in, and 1 carried out
- Only if both A & B bit inputs are 1.
- In this case, the sum is 0, and the carry out is 1.
- This is the case when to add two negative numbers, but the result is non-negative.
- 1 carried in, and 0 carried out
- Only if both A & B bit inputs are 0.
- 0 is carried out, and the sum is 1. This is the case when you add two non-negative numbers and get a negative result.



### **ADDER**



### FA for subtraction

- FA used for adding 1 in least-significant position to implement subtract operation in two's complement
- One's complement of subtrahend taken and a forced carry added to FA in position 0 by setting Co=1

### Example

T = 0		1111
	-	+ 0001
$T = \Delta_{FA}$	Carry	0001
	Sum	1110
$T = 2\Delta_{FA}$	Carry	0011
	$\operatorname{Sum}$	1100
$T = 3\Delta_{FA}$	Carry	0111
	$\operatorname{Sum}$	1000
$T = 4\Delta_{FA}$	Carry	1111
	$\operatorname{Sum}$	0000

- $x_0=1111; y_3,y_2,y_1,y_0=0001$
- $\Delta_{FA}$  operation time delay
- Assuming equal delays for sum and cout
- Longest carry propagation chain when adding two 4-bit numbers
- worst-case delay n∆FA
- Adder produce correct sum after this fixed delay even for very short carry propagation time as in 0101+0010
- Subtract 0101-0010
  - adding two's complement of subtrahend to minuend
  - one's complement of 0010 is 1101
  - forced carry  $c_0=1$  \* result 0011

### Reducing Carry Propagation Time

- Shorten carry propagation delay (accelerating carry propagation exist)
- Exercise Find a technique for detection of carry completion

### Carry-Look-Ahead Adders

- generate all incoming carries in parallel
- carries depend only on x<sub>n-1</sub>,x<sub>n-2</sub>,...,x<sub>0</sub> and y<sub>n-1</sub>,y<sub>n-2</sub>,...,y<sub>0</sub> information available to all stages for calculating incoming carry and sum bit
- find out from inputs whether new carries will be generated and whether they will be propagated

### **Carry Propagation**

- If x<sub>i</sub>=y<sub>i</sub>=1 carry-out generated regardless of incoming carry - no additional information needed
- If x<sub>i</sub>,y<sub>i</sub>=10 or x<sub>i</sub>,y<sub>i</sub>=01 incoming carry propagated
- If x<sub>i</sub>=y<sub>i</sub>=0 no carry propagation
- Let
   G<sub>i</sub>=x<sub>i</sub> y<sub>i</sub> generated carry ;
- Let
   P<sub>i=x<sub>i</sub>+y<sub>i</sub></sub> propagated carry
- $c_{i+1} = x_i y_i + c_i (x_i + y_i) = G_i + c_i P_i$
- Substituting  $c_{i-1}+c_{i-1}P_{i-1} \to c_{i+1}=G_i+G_{i-1}P_i+c_{i-1}P_{i-1}P_i$
- $c_{i+1} = G_i + G_{i-1}P_i + G_{i-2}P_{i-1}P_i + c_{i-2}P_{i-2}P_{i-1}P_i = \cdots$ =  $G_i + G_{i-1}P_i + G_{i-2}P_{i-1}P_i + \cdots + c_0P_0P_1 \cdots P_i$ .
- All carries can be calculated in parallel from xn-1,xn-2,...,x0, yn-1,yn-2,...,y0, and forced carry co

## Example - 4-bit Adder

$$c_1 = G_0 + c_0 P_0,$$
  
 $c_2 = G_1 + G_0 P_1 + c_0 P_0 P_1,$   
 $c_3 = G_2 + G_1 P_2 + G_0 P_1 P_2 + c_0 P_0 P_1 P_2,$   
 $c_4 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + c_0 P_0 P_1 P_2 P_3$ 

# Design a look-ahead carry circuit for the adder shown in fugure. Derive an expression for c3 in terms of A0,B0,C0,A1,B1,A2,B2

