



Operating Systems

BITS Pilani K K Birla Goa Campus

Dr. Lucy J. Gudino
Dept. of CS and IS

Last Class

- Single Partition allocation
 - Hardware support for relocation and limit registers
- Memory Management Techniques
 - Fixed Partitioning
 - Fixed size
 - Variable size
 - One process queue per partition : lesser internal fragmentation and not an optimal solution
 - Single queue : optimum solution

Contd...

- Dynamic Partitioning: external fragmentation
 - → compaction
 - Four allocation schemes :
 - First fit
 - -Best fit
 - Next fit
 - worst fit

Paging

- Fixed size and dynamic partitions are inefficient
 - Fixed size → internal fragmentation
 - Dynamic→ external fragmentation
- Paging helps to reduce internal fragmentation and completely eliminates external fragmentation



Paging

- Paging permits the physical address space of a process to be non-contiguous.
- Fragmentation problems in main memory and backing store
- Divide physical memory into fixed-sized blocks called frames (size is power of 2).
- Divide logical memory into blocks of same size called pages.
- Keep track of all free frames.
- To run a program of size n pages, need to find n free frames and load program.
- Set up a page table to translate logical to physical addresses.



Example

Process A: 4 pages Process B: 3 pages Process C: 4 Pages Process D: 5 Pages Main Memory: 14 frames

Frame number	Main memory	Main memory		Main memory			Main memory		Main memory		Main memory	
0		0	A.0	0	A.0	0	A.0	0	A.0	0	A.0	
1		1	A.1	1	A.1	1	A.1	1	A.1	1	A.1	
2		2	A.2	2	A.2	2	A.2	2	A.2	2	A.2	
3		3	A.3	3	A.3	3	A.3	3	A.3	3	A.3	
4		4		4	1111B.01111	4	$ B.\delta $	4		4	D.0	
5		5		5	1111B:3:1111	5	B.1	5		5	D.1	
6		6		6	11118.2	6	B.2	6		6	D.2	
7		7		7		7	////c.6////	7	////.c.g////	7	////c.o////	
8		8		8		8	////c.s////	8	////C.1////	8	////C.1///	
9		9		9		9	////c2////	9	/////c.2////	9	////c.5////	
10		10		10		10	////c3////	10	////c3////	10	////c3////	
11		11		11		11		11		11	D.3	
12		12		12		12		12		12	D.4	
13		13		13		13		13		13		
14		14		14		14		14		14		
(a) F	ifteen available fra	mes ((b) Load process A		(c) Load process B		(d) Load process C		(e) Swap out B		(f) Load process D	




Address Translation Scheme

- Address generated by CPU is divided into:
 - Page number (p) used as an index into a page table
 - Page table contains base address of each page in physical memory.
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit.
 - For given logical address space 2^m and page size 2ⁿ

page number	page offset
p	d
m - n	n

Address Translation Architecture



lead

Paging Example



	frame number	
page 0	0	
page 1	0 1 1 4	page 0
page 2	2 3 7	
page 3	page table 3	page 2
logical memory	4	page 1
	5	
	6	
	7	page 3
		physical memory

Paging Example

0	a b		0	
1 2 3	c d			
	e f		4	i
4 5 6 7		0 5		j k
7	g h	1 6		
8 9	i	2 1	8	m n
10	k	3 2		0
11 12	m	page table	12	р
13	n		12	
14 15	o p			
logical m		ory	16	
				а
			20	b
				c d
			24	
				e f g h
				ĥ
			28	



Important points....


- Paging is a form of dynamic relocation
- No external fragmentation but may have some internal fragmentation
- Small or large page size ?
- Page size determines
 - Memory wastage due to internal fragmentation
 - Size of the page table for a process
 - disk I/O data transfer
- small page: increases paging table overhead!!!!, internal fragmentation decreases
- large page: Decreases paging table overhead, internal fragmentation increases, disk I/O is more efficient when the number of data being transferred is larger


Contd...

- page size is usually 4 KB to 8 KB
- Needs to maintain the allocation details of main memory
 - → frame table

Free Frames









Example

Consider a simple paging system with the following parameters: 2³² bytes of physical memory; page size of 2¹⁰ bytes; 2¹⁶ pages of logical address space.

- a. How many bits are in a logical address?
- b. How many bytes in a frame?
- c. How many bits in the physical address specify the frame?
- d. How many entries in the page table?
- e. How many bits in each page table entry?

Hardware implementation of page table



- page table for each process
- Implementation of page table
 - Registers :
 - efficient paging address translation
 - privileged instructions to load or modify page table
 - Ex: DEC PDP-11: address of 16 bits, page size of 8 KB, number of entries in page table: 8
 - Page table in main memory
 - Page table base register(PTBR) points to the page table and Page-table length register (PRLR) indicates size of the page table
 - Changing page tables requires changing only PTBR register, substantially reducing context-switch time.
 - time consuming: 2 memory accesses

Contd...

- Solution: use a special, small, fast lookup hardware cache, called a translation look-aside buffer (TLB)
- Associative memory