
Digital Electronics and Microprocessors

Class 15


CHHAYADEVI BHAMARE

DIGITAL INTEGRATED CIRCUITS



Combinational Circuits


□ Output is function of input only



When input changes, output may change (after a delay)


Combinational Circuits

- □ Analysis
 - Given a circuit, find out its *function*
 - Function may be expressed as:
 - □ Boolean function
 - □ Truth table




□ Design


- Given a desired function, determine its *circuit*
- Function may be expressed as:
 - □ Boolean function
 - □ Truth table




□ Boolean Expression Approach









A B C	F_{I}	\boldsymbol{F}_2
0 0 0	0	0




A B C	F_{I}	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0




A B C	F_1	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0




A B C	F_1	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1




A B C	F_1	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0



A B C	F_1	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1



A B C	F_1	$\boldsymbol{F_2}$
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1
1 1 0	0	1




$$F_1$$
= $AB'C'+A'BC'+A'B'C+ABC$

$$F_2 = AB + AC + BC$$


Design Procedure

□ BCD-to-Excess 3 Converter


\boldsymbol{A}	B	\boldsymbol{C}	D	w x y z
0	0	0	0	0 0 1 1
0	0	0	1	0 1 0 0
0	0	1	0	0 1 0 1
0	0	1	1	0 1 1 0
0	1	0	0	0 1 1 1
0	1	0	1	1 0 0 0
0	1	1	0	1 0 0 1
0	1	1	1	1 0 1 0
1	0	0	0	1 0 1 1
1	0	0	1	1 1 0 0
1	0	1	0	x x x x
1	0	1	1	x x x x
1	1	0	0	X X X X
1	1	0	1	X X X X
1	1	1	0	x x x x
1	1	1	1	X X X X








$$y = C'D' + CD$$



$$x = B'C+B'D+BC'D'$$




$$z = D'$$

Design Procedure

□ BCD-to-Excess 3 Converter

\boldsymbol{A}	B	\boldsymbol{C}	D	w x y z
0	0	0	0	0 0 1 1
0	0	0	1	0 1 0 0
0	0	1	0	0 1 0 1
0	0	1	1	0 1 1 0
0	1	0	0	0 1 1 1
0	1	0	1	1 0 0 0
0	1	1	0	1 0 0 1
0	1	1	1	1 0 1 0
1	0	0	0	1 0 1 1
1	0	0	1	1 1 0 0
1	0	1	0	x x x x
1	0	1	1	X X X X
1	1	0	0	X X X X
1	1	0	1	X X X X
1	1	1	0	X X X X
1	1	1	1	X X X X



$$w = A + B(C+D)$$
 $y = (C+D)' + CD$
 $x = B'(C+D) + B(C+D)'$ $z = D'$


MSI logic circuits(Chapter 9 of T1)

- □ Digital systems obtain data and information continuously operated on in some manner:
 - Decoding/encoding.
 - Multiplexing/demultiplexing,.
 - Comparison; Code conversion;
- □ These and other operations have been facilitated by the availability of numerous ICs in the MSI (medium-scale-integration) category.

- Decoders are used when an output or a group of outputs is to be activated only on the occurrence of a specific combination of input levels.
 - Often provided by outputs of a counter or a register.

□ A **decoder** accepts a set of inputs that represents a binary number—activating only the output that corresponds to the input number.


For each of these input combinations, only one of the *M* outputs will be active (HIGH); all the other outputs are LOW.




Many decoders are designed to produce active-LOW outputs, where only the selected output is LOW while all others are HIGH.

- □ Extract "Information" from the code
- □ Binary Decoder
 - Example: 2-bit Binary Number


Only one lamp will turn on



□ 2-to-4 Line Decoder




$I_1 I_0$	Y_3	Y_2	Y_1	Y_{o}
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	0
1 1	1	0	0	0




$$Y_3 = I_1 I_0$$
 $Y_2 = I_1 \bar{I}_0$
 $Y_1 = \bar{I}_1 I_0$ $Y_0 = \bar{I}_1 \bar{I}_0$

Circuitry for a decoder with three inputs and 8 outputs.



Circuitry for a decoder with three inputs and 8 outputs.




This can be called a *3-line-to-8-line decoder*—it has three input lines and eight output lines.


Also referred to as a 1-of-8 decoder—only 1 of the 8 outputs is activated at one time.

- □ Some decoders have one or more enable inputs used to control the operation of the decoder.
 - The decoder is enabled only if *ENABLE* is HIGH.
- □ With common *ENABLE* line connected to a fourth input of each gate:
 - If *ENABLE* is HIGH, the decoder functions normally.
 - \Box A, B, C input will determine which output is HIGH.
 - If *ENABLE* is LOW, *all* outputs will be forced LOW.
 - \square Regardless of the levels at the A, B, C inputs.


□ "*Enable*" Control




E	$I_1 I_0$	Y_3	Y_2	Y_1	Y_{0}
0	X X	0	0	0	0
1	0 0	0	0	0	1
1	0 1	0	0	1	0
1	1 0	0	1	0	0
1	1 1	1	0	0	0




□ Expansion





□ Active-High / Active-Low




Implementation Using Decoders

- □ Each output is a minterm
- □ All minterms are produced
- □ Sum the required minterms


Example: Full Adder

$$S(x, y, z) = \sum (1, 2, 4, 7)$$

$$C(x, y, z) = \sum (3, 5, 6, 7)$$



Implementation Using Decoders




Example:-Design a magnitude comparator circuit for 2-bit binary numbers A=A1A0 and B=B1B0. The outputs are F, G, and H, where F is 1 if A>B, G is 1 if A=B, and H is 1 if A<B.

A_1	A_0	B_1	B_0	F(A>B)	G(A=B)	H(A <b)< th=""></b)<>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


 $F = \Sigma(4,8,9,12,13,14)$ $G = \Sigma(0,5,10,15)$ $H = \Sigma(1,2,3,6,7,11)$


Implement your comparator design using a 4-to-16 line decoder




Seven-Segment Decoder

w x y z	abcdefg
0 0 0 0	1111110
0 0 0 1	0110000
0 0 1 0	1101101
0 0 1 1	1111001
0 1 0 0	0110011
0 1 0 1	1011011
0 1 1 0	1011111
0 1 1 1	1110000
1 0 0 0	1111111
1 0 0 1	1111011
1 0 1 0	XXXXXXX
1 0 1 1	XXXXXX
1 1 0 0	XXXXXXX
1 1 0 1	XXXXXX
1 1 1 0	XXXXXX
1111	XXXXXXX











$$b = \dots$$

$$c = \dots$$

$$d = \dots$$