
COMPUTER ORGANIZATION (IS F242)

LECT 37: CACHE MEMORY

Cache Design

- Cache access
 - Look through, Look aside
- Block Placement
 - Direct, Fully Associative, Set-Associative
- Block Identification
 - TAG, INDEX, OFFSET
- Block Replacement
 - LRU, PLRU, LFU, OPT, FIFO, RANDOM
- Write Policies
 - Write Through, Write Back, Write Buffer
- Coherency
 - Snooping, MESI

Typical Cache Organization



- •Look Through: Access Cache, if data not found access the lower level
- •Look Aside: Request to Cache and its lower level at the same time. If cache access is hit then cancel the lower level request.

Cache memory: Mapping Function

- Cache memory size is smaller than main memory
- The correspondence between the main memory blocks in the cache lines is specified by a mapping function
- The processor doesn't need to know the existence of the cache!!!
- Mapping Functions
 - Direct
 - Fully Associative
 - Set Associative

蛊

6.82


Placement Policy


1111111111 22222222233 **Block Number** 0123456789 0123456789 012345678901 Memory 01234567 Set Number Cache Fully (2-way) Set Direct Associative Associative Mapped block 12 anywhere anywhere in only into can be placed set 0 block 4


(12 mod 4)

(12 mod 8)










Direct-mapped (A = 1, S = 16)

2-way set-associative
$$(A = 2, S = 8)$$

4-way set-associative (A = 4, S = 4)




8-way set-associative (A = 8, S = 2)

Fully a second of the s

Fully associative (A = 16, S = 1)

Address Mapping



- No two blocks in the same line have the same Tag field
- Check contents of cache by finding line and checking Tag

Direct Mapping

Cache Line Table

Cache line

0

1

. . .

m-1

Main Memory blocks held


0, m, 2m, 3m...2s-m

1,m+1, 2m+1...2s-m+1


m-1, 2m-1,3m-1...2s-1

1KB Direct map cache (32B block size)


- For a 1024 (2¹⁰) byte cache with 32-byte blocks
 - The uppermost 22 = (32 10) address bits are the tag
 - The lowest 5 address bits are the Byte Select (Block Size = 2^5)
 - The next 5 address bits (bit5 bit9) are the Cache Index




Cache Miss; Empty Block




Read in Data




Cache Hit



Cache Miss; Incorrect Block




Replace Block



Direct Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = 2^{s+ w}/2^w = 2^s
- Number of lines in cache = m = 2^r
- Size of tag = (s r) bits
- Mapping Function
 - Jth Block of the main memory maps to ith cache line
 - I = J modulo M (M = number of cache lines)

Direct Mapping Cache Organization



Direct Mapping pros & cons

- Simple
- Inexpensive
- Fixed location for given block
 - If a program accesses 2 blocks that map to the same line repeatedly, cache misses (conflict misses) are very high