

IS C351 Computer Architecture & Organization Lab

Week #1

Getting Started With Verilog

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program

Styles of Coding

Structural Coding

IS C351 CAO (Lab)

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program

Styles of Coding


Structural Coding

IS C351 CAO (Lab)

Motivation




Scalability - From **gates** to **microprocessors**



1971

Intel 4004 microprocessor ~2,300 transistors @ 1 MHz Hand-drawn schematic (circuit diagram) One-man team



2011


AMD Bull Dozer microprocessor >1.2 Billon transistors @ 1GHz Hierarchical Block Diagram > 50 people

Motivation IS C351 CAO (Lab)

Motivation



Reuse – ARM Processors and related Intellectual Property




Motivation IS C351 CAO (Lab)

Motivation



Rapid Prototyping



How does it benefit to you?

Makes hardware development approachable for the software engineers!!

Motivation IS C351 CAO (Lab)

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program


Styles of Coding

Structural Coding

IS C351 CAO (Lab)

Context





Verify the Circuit – functional, timing and power constraints

<u>Create the Circuit</u> – mapping to implementation platform


Intro to Verilog IS C351 CAO (Lab)

<u>Context – Simple Example</u>



HDL Description

```
module mux(y,a,b,sel);
    output reg y;
    input wire a,b,sel;
    always @(*)
         begin
            if (sel)
              y = a;
            else
               y = b;
         end
endmodule
```



Intro to Verilog IS C351 CAO (Lab)

Introduction to Verilog



- Originated at Automated Integrated Design Systems (renamed Gateway) in 1985
- C-like (not C)
- Originally for simulation; synthesis added later.
- Case sensitive, weakly typed language
- New additions to the language System Verilog and Verilog-AMS

Intro to Verilog IS C351 CAO (Lab)

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program

Styles of Coding

Structural Coding

IS C351 CAO (Lab)

Simple AND Gate in Verilog



```
module and_gate(out,in1,in2);
    output wire out;
    input wire in1,in2;
    //use and gate primitive
    and AND0(out,in1,in2);
endmodule
```

Keywords in Verilog



```
module and_gate(out,in1,in2);
   output wire out;
   input wire in1,in2;
   //use and gate primitive
   and ANDO(out,in1,in2);
endmodule
```

Verilog key words

Module Details in Verilog



```
module name
module and gate (out, in 1, in 2);
      output wire out;
                                       ports* with output
                                       ports followed by
      input wire in1,in2;
                                       input ports
      //use and gate primitive
      and AND0(out,in1,in2); ←
                                             Component
                                             instantiation
endmodule
```


port – input / output connection(wire) of a digital circuit

Port Declarations in Verilog



Component Instantiation in Verilog





- Primitive basic component provided by Verilog
- User defined primitives (UDP) are also possible (discussed later)

Semi-colons in Verilog



```
module and_gate(out,in1,in2);

output wire out;

input wire in1,in2;

with semi-colon

//use and gate primitive

and AND0(out,in1,in2);

endmodule
```

Comments in Verilog



```
module and gate(out,in1,in2);
     output wire out;
     input wire in1,in2;
     //use and gate primitive
                                          comments
     and AND0(out,in1,in2);
     multi-line comment
endmodule
```

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program


Styles of Coding

Structural Coding

IS C351 CAO (Lab)

Testbench







Testbench Module

UUT – Unit Under Test

Testbench Structure



```
`timescale 1ns/1ps
module tb_<foo_module_name> ();
      //declare all outputs of UUT as wires
      //declare all inputs of UUT as registers
      //instantiate the component (UUT – unit under test)
      //optional block
       initial
         begin
              //initialization code
         end
```

...continued

Testbench Structure



```
//optional block
always
begin
//iterative code
end
endmodule
```

Testbench for AND gate



`timescale 1ns/1ps

```
module tb_and_gate();
    wire out;    //all outputs become wires
    reg in1,in2;    //all inputs become registers
    and_gate AND0(out,in1,in2);
```

...continued

Testbench for AND gate

//executed at the beginning of simulation initial

begin

```
in1 = 1'b0; in2 = 1'b0;

#10 in1 = 1'b0; in2 = 1'b1;

#10 in1 = 1'b1; in2 = 1'b0;

#10 in1 = 1'b1; in2 = 1'b1;

delay end system task
```

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program

Styles of Coding

Structural Coding

IS C351 CAO (Lab)

How Do We Describe a Digital Circuit?



Behavioural description

Truth Table

Boolean /
Characteristic
Equations

Dataflow description

Only Combinational circuits

Circuit Diagrams

Structural description

Styles of Coding IS C351 CAO (Lab)

Behavioural Description



- Describe the behaviour (truth-table) of the circuit
- Scalable description
- Synthesizable Synthesizer generates the circuit automatically
- Most preferred form for practical designs

<u>Behavioural Coding Example –</u> Half Adder Circuit



Half Adder Truth Table

a b	sum	carry
0 0	0	0
0 1	1	0
10	1	0
11	0	1

<u>Behavioural Coding Example –</u> Half Adder Circuit



```
module half_adder (sum, carry, a, b);
output reg sum, carry;
input wire a,b;
always @(*)
begin
```

...continued

<u>Behavioural Coding Example –</u> Half Adder Circuit



```
casex ({a,b})
```

```
2'b00: sum = 1'b0; carry = 1'b0;
```

2'b01: sum = 1'b1; carry = 1'b0;

2'b10: sum = 1'b1; carry = 1'b0;

2'b11: sum = 1'b0; carry = 1'b1;

default: sum = 1'bx; carry = 1'bx;

endcase

end

endmodule

Dataflow Description



- Describe the functionality as boolean equations
- Mostly useful for functional verification
- Not always synthesizable
- Use with caution


<u>Dataflow Coding Example –</u> Half Adder Circuit



```
module half_adder (sum, carry, a, b);
  output wire sum, carry;
  input wire a,b;
```

```
assign sum = a ^ b;
assign carry = a & b;
```

endmodule



Structural Description



- Describe the circuit one module (component) at a time
- One-to-One correspondence with the synthesized circuit
- Useful in hierarchical design
- Very painful
- What you say is what you get


<u>Structural Coding Example –</u> Half Adder Circuit



```
module half_adder (sum, carry, a, b);
  output wire sum, carry;
  input wire a,b;
```

```
xor XOR0(sum,a,b);
and AND0(carry,a,b);
```

endmodule



One Last Word on Styles



What's in a name? that which we call a rose
By any other name would smell as sweet;
- Juliet to Romeo

Things are different in Verilog; Coding Style matters to others!!!

Styles of Coding IS C351 CAO (Lab)

Getting Started With Verilog



Motivation

Introduction to Verilog

First Verilog Program

Testing Verilog Program

Styles of Coding


Structural Coding

IS C351 CAO (Lab)

Full-Adder Circuit



full_adder



Full-Adder Circuit



```
module full adder (sum,carry,a,b,c);
  output wire carry,sum;
                                 All ports and intermediate
  input wire a,b,c;
                                 connections become wires
  wire w1,w2,w3;
  //connect by position
 //port order in ha_struct is (sum,carry,a,b)
                                   one to one mapping
  half adder HAO(w1,w2,a,b);
```


...continued

Full-Adder Circuit



Full-Adder Block Diagram





 Port directions are indicated visually


Ports names are inside the box

 Entity name is outside the box

Full-Adder Hierarchical Diagram




full_adder




Byte Adder Block Diagram






Byte Adder From Full-Adder











```
module byte_adder_struct(sum, c_out, a, b, c_in);
  output wire [7:0] sum;
  output wire c out;
                                  creates bus
  input wire [7:0] a,b;
  input wire c in;
  wire [7:0] wr;
 //full adder instance for 0th bit
 full adder beh FA BEH O(...);
 //full adder instance for 1st bit
 full adder beh FA BEH 1(...);
```

Byte-Adder in Verilog



```
//full adder instance for 2nd bit
  full_adder_beh FA_BEH_2(...);
  //full adder instance for 3rd bit
  full adder beh FA BEH 3(...);
  //full adder instance for 4th bit
  full adder beh FA BEH 4(...);
  //full adder instance for 5th bit
  full_adder_beh FA_BEH_5(...);
  //full adder instance for 6th bit
  full_adder_beh FA_BEH_6(...);
  //full adder instance for 7th bit
  full_adder_beh FA_BEH_7(...);
endmodule
```

Wait A Minute!!!


Are you saying that I will repeat code this way even for 64-bit adder?

There has to be a better way!!!

Use generate for instantiating repetitive blocks

A Symmetrical View of Byte-Adder





Generate Block Syntax



```
genvar i;
generate
  for(i = 0; i < size; i = i + 1)
      begin
           //generate block code
      end
endgenerate
```



```
module byte_adder_struct(sum, c_out, a, b, c_in);
  output wire [7:0] sum;
  output wire c_out;
  input wire [7:0] a,b;
  input wire c_in;
  wire [7:0] wr;
  ...continued
```

IS C351 CAO (Lab)



```
genvar i;
generate
   for(i = 0; i < 8; i = i + 1)
     begin
       if(i == 0)
         full_adder_beh FA_BEH (.sum(sum[i]),
     \mathbf{a}_0 \mathbf{b}_0
                                         .carry(wr[i]),
                                      .a(a[i]),.b(b[i]),.c_in(c_in));
     FA
                                                     ...continued
```



```
else if (i == 7)
           full adder beh FA_BEH (.sum(sum[i]),
                                      .carry(c out),
            c_out
                                .a(a[i]),.b(b[i]),.c_in(wr[i-1]));
       else
        a; b; full_adder_beh FA_BEH (.sum(sum[i]),
                                        .carry(wr[i]),
wr;
                                .a(a[i]),.b(b[i]),.c_in(wr[i-1]));
                                                    ...continued
```



end endgenerate endmodule

References



- Ciletti, Michael D., Advanced Digital Design with Verilog HDL, Prentice Hall India, 2003.
- Palnitkar, Samir, Verilog HDL: A Guide to Design and Synthesis, Sunsoft Press, 1996.
- Brad Hutchings, <u>Verilog A Hardware Description Language</u>, ECEn 224 Fundamentals of Digital Systems, Fall 2011, Dept. of ECE, Brigham Young University, accessed on 27.06.2012.
- Prof. Stephen A. Edwards, <u>Verilog 1995, 2001 and SystemVerilog 3.1</u>, Languages for Embedded Systems, Spring 2009, University of Trento, Italy, accessed on 28.06.2012.
- Charles R. Kime and Michael J. Schulte, <u>Verilog HDL Introduction</u>, ECE 554 Digital Engineering Laboratory, Fall 2009, Dept. of ECE, University of Wisconsin, Madison accessed on 27.06.2012.
- J. Wawrzynek, <u>CS61c: Representation of Combinational Logic Circuits</u>, Lecture Notes, CS61c Great Ideas in Computer Science, Dept. of CS, University of California, Berkeley accessed on 27.06.2012.
- Full-Adder schematic diagram http://www.physics.udel.edu/~watson/scen103/colloq2000/fulladder.html accessed on 27.06.2012.

References IS C351 CAO (Lab)

References



- Intel 4004 Microprocessor Schematic <u>http://xenia.media.mit.edu/~mcnerney/2009-4004/i4004-schematic.gif</u> accessed on 26.06.2012.
- ARM Mobile Computing Platform
 http://www.arm.com/images/processor/Mobile Computing Diagram 55
 0.jpg accessed on 26.06.2012.
- AMD Bull Dozer family block diagram
 http://upload.wikimedia.org/wikipedia/commons/e/ec/AMD Bulldozer block diagram %288 core CPU%29.PNG accessed on 26.06.2012
- AMD transistor count http://news.softpedia.com/news/Ex-AMD-Engineer-Blames-Bulldozer-s-Low-Performance-on-Lack-of-Fine-Tuning-227816.shtml accessed on 26.06.2012.
- Xilinx Vertex 6 Development Board
 http://hitechglobal.com/Boards/Virtex6 PCIExpress Board.htm accessed on 26.06.2012.

References IS C351 CAO (Lab)