COMPUTER ORGANIZATION (IS F242)

LECT 29: MIPS ARCHITECTURE

Single Cycle Implementation of MIPS

- We will examine two MIPS implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: I w, sw
 - Arithmetic/logical: add, sub, addi
 - Control transfer: beq, j


Building a Datapath

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions
- We will build a MIPS datapath incrementally
 - Refining the overview design

Design Datapath for the Instructions


inst	Register Transfers	
ADDU	$R[rd] \leftarrow R[rs] + R[rt];$	PC <- PC + 4
SUBU	$R[rd] \leftarrow R[rs] - R[rt];$	PC <- PC + 4
ORi	$R[rt] \leftarrow R[rs] + zero_ext(Imm16);$	PC <- PC + 4
LOAD	R[rt] <- MEM[R[rs] + sign_ext(Imm	16)]; PC <- PC + 4
STORE	MEM[R[rs] + sign_ext(Imm16)] <- I	R[rt]; PC <- PC + 4
BEQ	if (R[rs] == R[rt])	then PC <- PC + 4+
		sign_ext(Imm16)] 00 else PC <- PC + 4

Instruction Fetch




R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result




I-Format Instructions

- or immediate
 - Destination register is rt (not rd)
 - Zero extend the immediate value as the second operand of ALU




I-Format - Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory




R-Type/Load/Store Datapath




Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - □ Add to PC + 4
 - Already calculated by instruction fetch


Branch Instructions



Full Datapath




Datapath With Control



Control Signals

Signal Name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20-16)	The register destination number for the Write register comes from the rd field (bits 15-11)
RegWrite	None	The register on the Write register input is written with the value on the Write data input
ALUSrc	The second ALU operand comes from the second register file output (Read data 2)	The second ALU operand is the sign-extended, lower 16 bits of the instruction
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4	The PC is replaced by the output of the adder that computes the branch target
MemRead	None	Data memory contents designated by the address input are put on the first Read data output
MemWrite	None	Data memory contents designated by the address input are replaced by the value of the Write data input
MemtoReg Wednesday, Mar	The value fed to the register Write data input comes from the Ch 20, 2013 Raveendra ALU	The value fed to the register Write data input comes from the data memory



ALU Control

ALU used for

Load/Store: Function = add

Branch: Function = subtract

R-type: Function depends on funct field

ALU control	Function		
0000	AND		
0001	OR		
0010	add		
0110	subtract		
0111	set-on-less-than		
1100	NOR		

ALU Control


- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control	
lw	00	load word	XXXXXX	add	0010	
SW	00	store word	XXXXXX	add	0010	
beq	01	branch equal	XXXXXX	subtract	0110	
R-type	10	add	100000	add	0010	
		subtract	100010	subtract	0110	
		AND	100100	AND	0000	
		OR	100101	OR	0001	
		set-on-less-than	101010	set-on-less-than	0111	

Implementation: ALU Control Block


ALUOp			F	Operation				
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	Χ	Χ	Χ	Χ	Χ	Χ	010
0	1	Χ	Χ	Χ	Χ	Χ	Χ	110
1	Χ	Χ	Χ	0	0	0	0	010
1	Χ	Χ	Χ	0	0	1	0	110
1	Χ	Χ	Χ	0	1	0	0	000
1	Χ	Χ	Χ	0	1	0	1	001
1	Х	Χ	Χ	1	0	1	0	111

Truth table for ALU control bits




Instruction	RegDst	ALUSrc	Memto- Reg	_			Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	Х	1	Х	0	0	1	0	0	0
beq	X	0	Χ	0	0	0	1	0	1

R-Type Instruction



Load Instruction



Branch-on-Equal Instruction

