# EE 224 Course Project : CPU

Atharva Kulkarni(210070047) Harshit Raj(20d070033) Shreyas Grampurohit(21d070029) Varad Deshpande(21d070024)

9 Nov 2022

# **State Descriptions**

#### $S_0$ (Fetching instruction from memory)

Data Transfer	Commands
$PC \rightarrow M_{-}add$	MDR
$M_{-}data \rightarrow T1$	T1_E

#### $S_1$ (Updating PC)

Data Transfer	Commands
$PC \rightarrow ALU\_A$	PC_E
$+1 \rightarrow ALU\_B$	$ALU_J \leftarrow 00$
$ALU\_CND \leftarrow 11$	
$ALU_S \rightarrow PC$	

#### $S_2$ (Reading operands)

Data Transfer	Commands
$T1_{11-9} \rightarrow RF\_A1$	T2_E
$T1_{8-6} \rightarrow RF\_A2$	T3_E
$RF\_D1 \rightarrow T2$	
$RF\_D2 \rightarrow T3$	

#### $S_3$ (Execution)

Data Transfer	Commands
$T2 \rightarrow ALU\_A$	T2_E
$T3 \rightarrow ALU\_B$	$ALU_J \leftarrow T1_{14-13}$
$T1_{1-0} \rightarrow \text{ALU\_CND}$	
$ALU\_S \rightarrow T2$	
$ALU\_C \rightarrow FC$	
$ALU_Z \to FZ$	

# $S_4$ (Storing the output)

Data Transfer	Commands
$T2 \rightarrow RF\_D3$	RF_WR
$T1_{5-3} \rightarrow RF\_A3$	

#### $S_5$ (Reading operands (for ADI))

	Data Transfer	Commands
ſ	$T1_{11-9} \rightarrow \text{RF-A1}$	$T2_{-}E$
	$RFD1 \rightarrow T2$	T3_E
	$T1_{5-0} \rightarrow \text{SE\_6} \rightarrow \text{T3}$	

# $S_6$ (Checking whether the two operands are equal, and storing zero flag into T2 (without changing FZ))

Data Transfer	Commands
$T2 \rightarrow ALU\_A$	$ALU_J \leftarrow 11$
$T3 \rightarrow ALU\_B$	$T2_{-}E$
$ALU_Z \rightarrow SE_1 \rightarrow T2$	
$ALU\_C \rightarrow FC$	
$ALU\_CND \leftarrow 00$	

# $S_7$ (Updating PC if BEQ)

Data Transfer	Commands
$\mathrm{PC}  o \mathrm{ALU}$ _A	$ALU_J \leftarrow 00$
$  if(T2_0 == 0) then +1 \rightarrow ALU_B$	$PC\_E$
else $T1 \to SE\_10 \to ALU\_B$	
$ALU\_CND \leftarrow 11$	
$ALUS \to PC$	

S<sub>8</sub> (Storing PC into REG\_A)

Data Transfer	Commands
$T1_{11-9} \rightarrow RF\_A3$	RF_WR
$PC \to RF\_D3$	

 $S_9$  (Branching PC to the address PC + immediate)

Data Transfer	Commands
$PC \to ALU\_A$	$\mathrm{ALU}_{ ext{-}\!J}$
$T1_{8-0} \rightarrow \text{SE\_9} \rightarrow \text{ALU\_B}$	
$ALU\_CND \leftarrow 11$	
$ALU\_S \rightarrow PC$	

S<sub>10</sub> (Branching PC to the address in REG\_B)

Data Transfer	Commands
$T1_{8-6} \rightarrow \text{RF\_A1}$	PC_E
$RF\_D1 \rightarrow PC$	

 $S_{11}$  (Executing Load Higher Immediate)

Data Transfer	Commands
$T1_{11-9} \rightarrow \text{RF\_A3}$	RF_WR
$T1_{11-9} \rightarrow PZ_7 \rightarrow RF_D3$	

 $S_{12}$  (Computing address of the memory destination)

Data Transfer	Commands
$T3 \rightarrow ALU\_A$	$ALU_{-J} \leftarrow 00$
$T1_{5-0} \rightarrow \text{SE}_{-16} \rightarrow \text{ALU}_{-B}$	$T3_{-}E$
$ALU\_S \rightarrow T3$	

 $S_{13}$  (Writing to the memory)

Data Transfer	Commands
$T3 \rightarrow M_add$	MWR
$T2 \rightarrow M_data$	

 $S_{14}$  (Reading from memory)

Data Transfer	Commands
$T3 \rightarrow M_add$	MDR
$M_{data} \rightarrow T2$	$T2_{-}E$

#### $S_{15}$ (Writing to the register)

Data Transfer	Commands
$T1_{11-9} \rightarrow RF\_A3$	RF_WR
$T2 \rightarrow RF_D3$	

#### $S_{16}$ (Initial step of SM)

Data Transfer	Commands
$(0000000000000000) \rightarrow T2$	T2_E
$T1_{11-9} \rightarrow \text{RF-A2}$	T3_E
$RF_D2 \rightarrow T3$	

# $S_{17}$ (Looping step 1 of SM)

Data Transfer	Commands
counter := $int(T2_{2-0})$	MWR
$T3 \rightarrow ALU\_A$	T3_E
$1 \to \mathrm{ALU\_B}$	$ALU_J \leftarrow 00$
$if(T1_{counter} = = 1)$ then	
$\{T3 \rightarrow M\_add$	
$T2_{2-0} \rightarrow RF\_A1$	
$RF_D1 \rightarrow M_data$	
$ALU\_S \rightarrow T3$ }	

#### $S_{19}$ (Looping step 3 of SM)

Data Transfer	Commands
$T2 \rightarrow ALU\_A$	$ALU_{-}J \leftarrow 00$
$1 \to ALUB$	$T2_{-}E$
$ALUC \rightarrow T2$	

#### $S_{20}$ (Initial step of LM)

Data Transfer	Commands
$(0000000000000000) \rightarrow T2$	T2_E
$T1_{11-9} \rightarrow RF_A2$	T3_E
$RF_D3 \rightarrow T3$	

#### $S_{21}$ (Looping step 1 of LM)

Data Transfer	Commands
counter := $int(T2_{2-0})$	MDR
$T1_{counter} \rightarrow RF_WR$	
$T3 \rightarrow M_ALU_J \leftarrow 00$	
$M_data \rightarrow RF_D3$	
$T2_{2-0} \rightarrow \text{RF\_A3}$	

# $S_{22}$ (Looping step 2 of LM)

Data Transfer	Commands
$T3 \rightarrow ALU\_A$	T3_E
$1 \to ALU_B$	$ALU_J \leftarrow 00$
if $(T1_{counter} = = 1)$ then ALU_C $\rightarrow$ T3	

# $S_{23}$ (Looping step 3 of LM)

Data Transfer	Commands
$T2 \rightarrow ALU\_A$	$ALU_J \leftarrow 00$
$1 \to ALUB$	$T2_{-}E$
$ALU_C \rightarrow T2$	

# Instructions with their State Diagrams and Control Signals

Instruction	State flow
ADD	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
ADC	$S_0  o S_1  o S_2  o S_3  o S_4$
ADZ	$S_0  ightarrow S_1  ightarrow S_2  ightarrow S_3  ightarrow S_4$
ADI	$S_0  ightarrow S_1  ightarrow S_5  ightarrow S_3  ightarrow S_4$
NDU	$S_0  o S_1  o S_2  o S_3  o S_4$
NDC	$S_0  o S_1  o S_2  o S_3  o S_4$
NDZ	$S_0  o S_1  o S_2  o S_3  o S_4$
LHI	$S_0  o S_1  o S_{11}$
LW	$S_0 \to S_1 \to S_2 \to S_{13} \to S_{15} \to S_{16}$
SW	$S_0 \to S_1 \to S_2 \to S_{13} \to S_{14}$
SM	$S_0 \to S_1 \to S_{16} \to S_{17} \to S_{18} \to S_{19}$
LM	$S_0 \to S_1 \to S_{20} \to S_{21} \to S_{22} \to S_{23}$
BEQ JAL U.B	$S_0  ightarrow S_2  ightarrow S_6  ightarrow S_7  ightarrow S_{23} \ S_0  ightarrow S_8  ightarrow S_9 \ S_0  ightarrow S_0  ightarrow S_{10}$
JLR	$S_0  ightarrow S_8  ightarrow S_{10}$