

EE 224 Course Project : CPU

Atharva Kulkarni(210070047)
Harshit Raj(20d070033)
Shreyas Grampurohit(21d070029)
Varad Deshpande(21d070024)

9 Nov 2022

State Descriptions

S_0 (Fetching instruction from memory)

Data Transfer	Commands
PC \rightarrow M.add	MDR
M.data \rightarrow T1	T1.E

S_1 (Updating PC)

Data Transfer	Commands
PC \rightarrow ALU.A	PC.E
+1 \rightarrow ALU.B	ALU.J \leftarrow 00
ALU.CND \leftarrow 11	
ALU.S \rightarrow PC	

S_2 (Reading operands)

Data Transfer	Commands
$T1_{11-9} \rightarrow$ RF.A1	T2.E
$T1_{8-6} \rightarrow$ RF.A2	T3.E
RF.D1 \rightarrow T2	
RF.D2 \rightarrow T3	

S_3 (Execution)

Data Transfer	Commands
T2 \rightarrow ALU_A	T2_E
T3 \rightarrow ALU_B	ALU_J \leftarrow T1 ₁₄₋₁₃
T1 ₁₋₀ \rightarrow ALU_CND	
ALU_S \rightarrow T2	
ALU_C \rightarrow FC	
ALU_Z \rightarrow FZ	

S_4 (Storing the output)

Data Transfer	Commands
T2 \rightarrow RF_D3	RF_WR
T1 ₅₋₃ \rightarrow RF_A3	

S_5 (Reading operands (for ADI))

Data Transfer	Commands
T1 ₁₁₋₉ \rightarrow RF_A1	T2_E
RF_D1 \rightarrow T2	T3_E
T1 ₅₋₀ \rightarrow SE_6 \rightarrow T3	

S_6 (Checking whether the two operands are equal, and storing zero flag into T2 (without changing FZ))

Data Transfer	Commands
T2 \rightarrow ALU_A	ALU_J \leftarrow 11
T3 \rightarrow ALU_B	T2_E
ALU_Z \rightarrow SE_1 \rightarrow T2	
ALU_C \rightarrow FC	
ALU_CND \leftarrow 00	

S_7 (Updating PC if BEQ)

Data Transfer	Commands
PC \rightarrow ALU_A	ALU_J \leftarrow 00
if(T2 ₀ == 0) then +1 \rightarrow ALU_B	PC_E
else T1 \rightarrow SE_10 \rightarrow ALU_B	
ALU_CND \leftarrow 11	
ALU_S \rightarrow PC	

S_8 (Storing PC into REG_A)

Data Transfer	Commands
$T1_{11-9} \rightarrow \text{RF_A3}$ $\text{PC} \rightarrow \text{RF_D3}$	RF_WR

S_9 (Branching PC to the address $\text{PC} + \text{immediate}$)

Data Transfer	Commands
$\text{PC} \rightarrow \text{ALU_A}$ $T1_{8-0} \rightarrow \text{SE}_9 \rightarrow \text{ALU_B}$ $\text{ALU_CND} \leftarrow 11$ $\text{ALU_S} \rightarrow \text{PC}$	ALU_J

S_{10} (Branching PC to the address in REG_B)

Data Transfer	Commands
$T1_{8-6} \rightarrow \text{RF_A1}$ $\text{RF_D1} \rightarrow \text{PC}$	PC_E

S_{11} (Executing Load Higher Immediate)

Data Transfer	Commands
$T1_{11-9} \rightarrow \text{RF_A3}$ $T1_{11-9} \rightarrow \text{PZ}_7 \rightarrow \text{RF_D3}$	RF_WR

S_{12} (Computing address of the memory destination)

Data Transfer	Commands
$\text{T3} \rightarrow \text{ALU_A}$ $T1_{5-0} \rightarrow \text{SE}_{16} \rightarrow \text{ALU_B}$ $\text{ALU_S} \rightarrow \text{T3}$	$\text{ALU_J} \leftarrow 00$ T3_E

S_{13} (Writing to the memory)

Data Transfer	Commands
$\text{T3} \rightarrow \text{M_add}$ $\text{T2} \rightarrow \text{M_data}$	MWR

S_{14} (Reading from memory)

Data Transfer	Commands
$\text{T3} \rightarrow \text{M_add}$ $\text{M_data} \rightarrow \text{T2}$	MDR T2_E

S_{15} (Writing to the register)

Data Transfer	Commands
$T1_{11-9} \rightarrow RF_A3$ $T2 \rightarrow RF_D3$	RF_WR

S_{16} (Initial step of SM)

Data Transfer	Commands
$(0000000000000000) \rightarrow T2$ $T1_{11-9} \rightarrow RF_A2$ $RF_D2 \rightarrow T3$	T2_E T3_E

S_{17} (Looping step 1 of SM)

Data Transfer	Commands
counter := int($T2_{2-0}$) $T3 \rightarrow ALU_A$ $1 \rightarrow ALU_B$ if($T1_{counter} == 1$) then { $T3 \rightarrow M_add$ $T2_{2-0} \rightarrow RF_A1$ $RF_D1 \rightarrow M_data$ $ALU_S \rightarrow T3$ }	MWR T3_E $ALU_J \leftarrow 00$

S_{19} (Looping step 3 of SM)

Data Transfer	Commands
$T2 \rightarrow ALU_A$ $1 \rightarrow ALU_B$ $ALU_C \rightarrow T2$	$ALU_J \leftarrow 00$ T2_E

S_{20} (Initial step of LM)

Data Transfer	Commands
$(0000000000000000) \rightarrow T2$ $T1_{11-9} \rightarrow RF_A2$ $RF_D3 \rightarrow T3$	T2_E T3_E

S_{21} (Looping step 1 of LM)

Data Transfer	Commands
$\text{counter} := \text{int}(T2_{2-0})$ $T1_{\text{counter}} \rightarrow \text{RF_WR}$ $T3 \rightarrow \text{M_ALU_J} \leftarrow 00$ $\text{M_data} \rightarrow \text{RF_D3}$ $T2_{2-0} \rightarrow \text{RF_A3}$	MDR

S_{22} (Looping step 2 of LM)

Data Transfer	Commands
$T3 \rightarrow \text{ALU_A}$ $1 \rightarrow \text{ALU_B}$ $\text{if}(T1_{\text{counter}} == 1) \text{ then } \text{ALU_C} \rightarrow T3$	$T3_E$ $\text{ALU_J} \leftarrow 00$

S_{23} (Looping step 3 of LM)

Data Transfer	Commands
$T2 \rightarrow \text{ALU_A}$ $1 \rightarrow \text{ALU_B}$ $\text{ALU_C} \rightarrow T2$	$\text{ALU_J} \leftarrow 00$ $T2_E$

Instructions with their State Diagrams and Control Signals

Instruction	State flow
ADD	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
ADC	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
ADZ	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
ADI	$S_0 \rightarrow S_1 \rightarrow S_5 \rightarrow S_3 \rightarrow S_4$
NDU	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
NDC	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
NDZ	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$
LHI	$S_0 \rightarrow S_1 \rightarrow S_{11}$
LW	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_{13} \rightarrow S_{15} \rightarrow S_{16}$
SW	$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_{13} \rightarrow S_{14}$
SM	$S_0 \rightarrow S_1 \rightarrow S_{16} \rightarrow S_{17} \rightarrow S_{18} \rightarrow S_{19}$
LM	$S_0 \rightarrow S_1 \rightarrow S_{20} \rightarrow S_{21} \rightarrow S_{22} \rightarrow S_{23}$
BEQ	$S_0 \rightarrow S_2 \rightarrow S_6 \rightarrow S_7 \rightarrow S_{23}$
JAL	$S_0 \rightarrow S_8 \rightarrow S_9$
JLR	$S_0 \rightarrow S_8 \rightarrow S_{10}$