EE 309 Project - Pipelined RISC


Atharva Kulkarni (210070047) Harshit Raj (20D070033) Shreyas Grampurohit (21d070029) Varad Deshpande (21d070024)

Table Of Contents

EE 309 Project - Pipelined RISC	1
Table Of Contents	1
DataPath:	3
Inputs	3
Instruction Memory	3
Register File	3
ALU	3
Data Memory	
Flags	
Pipeline Registers	
Hazard Mitigation:	
Stages:	5
Instruction Fetch	5
Instruction Decode	5
Register Read	
Execute	
Memory Access	
Write Back	5
Hazards and their Mitigation:	6

Load Multiple and Store Multiple:	6
Branching (Conditional/Unconditional):	
Arithmetic, Logical instructions and LLI:	6
Load instructions followed by Arithmetic and Logical:	
Load instructions followed by Store:	7
Arithmetic and Logical instructions followed by Store:	7
Arithmetic and Logical instructions writing at Ro (including LLI):	7
Load at Ro (excluding LLI):	8
JLR followed by Arithmetic and Logical or Store:	8
Instructions:	
ADA (00_01 RA RB RC 0 00)	8
ADC (00_01 RA RB RC 0 10)	9
ADZ (00_01 RA RB RC 0 01)	9
AWC (00_01 RA RB RC 0 11)	10
ACA (00_01 RA RB RC 1 00)	11
ACC (00_01 RA RB RC 1 10)	11
ACZ (00_01 RA RB RC 1 01)	12
ACW (00_01 RA RB RC 1 11)	13
ADI (00_00_RA_RB_6 bit Immediate)	13
NDU (00_10_RA_RB_RC_0_00)	
NDC (00_10_RA_RB_RC_0_10)	
NDZ (00_10_RA_RB_RC_0_01)	15
NCU (00_10_RA_RB_RC_1_00)	16
NCC (00_10_RA_RB_RC_1_10)	
NCZ (00_10_RA_RB_RC_1_01)	
LLI (00_11_RA_9bitImm)	17
LW (01_00_RA_RB_6bitImm)	18
SW (01_01_RA_RB_6bitImm)	
LM (01_10_RA_0+8bitR7-R0)	
SM (01_11_RA_0+8bitR7-R0)	
BEQ(10_00_RA_RB_6bitImm)	
BLT(10_01_RA_RB_6bitImm)	
BLE(10_10_RA_RB_6bitImm)	
JAL(11_00_RA_9bitImm)	
JLR(11_01_RA_RB_000_000)	
JRI(11_11_RA_9bitImm)	25
References	25

DataPath:



Inputs

Clock

Reset: Resets PC to 0, does not modify any other storage unit.

Instruction Memory

Stores instructions which are executed. This is preprogrammed by the programmer (similar to flashing the ROM of 8051) and it is read only.

Register File

Stores programmers registers Ro to R7, where PC = Ro.

ALU

Operations: Add, subtract (for comparison in BEQ, etc.), nand, encoded with alu_j bits 00, 01, 10 respectively.

Data Memory

Accessed in the memory access stage. Involved in load-store operations. Can be both read and written to.

Flags

Carry and Zero Flag. These are used and updated as per instruction specification.

Pipeline Registers

(A, B and C are 16 bit data which are required in particular stages of instructions. For more details, read the data flow inside each instruction.)

Indices	84	83	82-80	79-64	63-48	47-32	31-16	15-0
PR1							Instr.	PC*+2
PR2	m_wr'	rf_wr'	ctr1**	С	В	A	Instr.	PC*+2
PR3	m_wr'	rf_wr'		С	В	A	Instr.	PC*+2
PR4	m_wr'	rf_wr'		С	В	A	Instr.	PC*+2
PR5		rf_wr'		С	В	A	Instr.	PC*+2

PC* corresponds to instruction stored in 31-16. ctr1** is 3 bit counter output utilized in LM and SM. rf_wr' and m_wr': control signals used only in case of LM and SM. For more details, read instruction-wise data flow.

Hazard Mitigation:

 $\,$ MUX 0 to 5, and data forwarding lines.

Stages:

Instruction Fetch

The instruction is fetched from instruction memory and stored into pipeline register. We also update PC using an ALU as adder and also store this in pipeline register.

Instruction Decode

It passes the data from Pipeline Register 1 to Pipeline Register 2 generally. But in case of Instructions "LM" and "SM", it pauses the pipeline and introduces 8 separate load/store instructions for the 8 registers.

Note: Actual decoding doesn't take place here, we pass the instruction in the pipeline register and appropriate control signals are generated in each next stage locally. This was done for simplicity.

Register Read

Operands are read from register file and sent into next stage for operations. This stage also modifies operands as needed for further stages. Eg. by using signed extenders.

Execute

The operation needed for the instruction is executed in this stage. It includes one ALU which has the hardware required for doing operations add, nand and sub (sub for comparison in BEQ), and another ALU used as adder for computing address of branch type instructions.

Memory Access

This stage is involved in LOAD-STORE instructions, to read and write to the data memory.

Write Back

Result is written to the destination register as intended by the instruction.

Hazards and their Mitigation:

Load Multiple and Store Multiple:

For this, in the Instruction Decode stage, we pause the pipeline by stopping the Pipeline Register 1 and PC from updating, for 7 cycles. We then send back-to-back load/store instructions respectively to the further stages which behave exactly like a

single LW/SW instruction. We change the register and memory address pointers using two counters inside the Instruction Decode stage.

In the Register Read stage, we store the initial value of the address in a temporary register RefAdd to prevent it from getting changed while writing the RegFile in LM and later access it from there.

Branching (Conditional/Unconditional):

Except JLR, in all such instructions, we do not know the destination location until the Execute stage. If the branch is taken, we already have 3 instructions in the pipeline. Thus, we clear the write-enables of these instructions and let them pass through the pipeline. So they do not modify anything.

In case of JLR, we get to know the target location in the Register Read stage itself. Hence, we branch in that stage and clear the write-enables of the previous two unintended instructions in the pipeline so that they do not modify anything.

We use this target value to write to PC using MUX 0.

Arithmetic, Logical instructions and LLI:

In the instructions of the above type where R is used as destination first (A&L or LLI) and in a later instruction (A&L), as operand, there is a hazard violating the 'independence of states' assumption. Data forwarding as shown in the datapath (MUX 1 and 2) mitigates this hazard.

This hazard can occur only for 1,2,3 dependency, higher ones don't lead to hazard.

Load instructions followed by Arithmetic and Logical:

In the above case, if the dependency is of distance 2 or 3, we can use the above data forwarding to solve the hazard (using Mux 1 and 2).

But, if the dependency is immediate (excluding LLI, because we know the value to be stored in the destination register through the immediate data), we pause the pipeline for a cycle such that there is a gap of one instruction between the two hazard instructions. This makes this a 2-dependency, the solution for which has just been discussed.

This hazard can occur only for 1,2,3 dependency, higher ones don't lead to hazard.

Load instructions followed by Store:

If the dependency distance is 2 or 3, then we simply use the previous data forwarding approach but we need to forward to a separate location. Thus we use MUX 3.

If we have an immediate dependency, we can't use any of the previous approaches because the load instruction only gives the data at the Memory Access stage and by that time, the store instruction is already in Execute stage. So we need to forward from Memory Access stage to Execute stage rather than Register Read (using MUX 4).

This hazard can occur only for 1,2,3 dependency, higher ones don't lead to hazard.

Arithmetic and Logical instructions followed by Store:

If this happens, we can simply use the previous data forwarding approach (using MUX 3) for dependencies of distance 1,2,3.

This hazard can occur only for 1,2,3 dependency, higher ones don't lead to hazard.

Arithmetic and Logical instructions writing at Ro (including LLI):

This hazard is very similar to branch or jump instructions, the only difference is that we know the value of PC at the end of Execute stage. But this value is written only in the Write Back stage. Thus, we handle this hazard just like the instructions where control flow changes (i.e. which involve branching at Execute stage) by clearing the write-enables of the incoming 3 instructions. We thus use Mux 0.

Load at Ro (excluding LLI):

This is similar to the previous hazard, but here, we get to know the correct value of Ro only at the Memory Access stage. Hence we need to make one more connection to the Mux o connecting to the PC and use an approach similar to the previous one, that is, clearing the write-enables of the incoming 4 instructions.

JLR followed by Arithmetic and Logical or Store:

This only happens when there is a 3 dependency. For lesser dependency, JLR already disables those instructions from modifying anything. We use data forwarding for this hazard(using MUX 1 and 2).

Instructions:

ADA (00_01 RA RB RC 0 00)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD C_WR Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

ADC (00_01 RA RB RC 0 10)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	

Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD if(C==1){ C_WR Z_WR }
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	if(C=1){ C_R5 → RF_D3 A_R5(2-0) → RF_A3 }	if(C==1){ RF_WR C_WR Z_WR }

ADZ (00_01 RA RB RC 0 01)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD if(Z==1){ C_WR Z_WR }
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	if(Z=1){ C_R5 → RF_D3 A_R5(2-0) → RF_A3	if(Z==1){ RF_WR C_WR

}	Z_WR
	ر ا

AWC (00_01 RA RB RC 0 11)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $C \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD C_WR Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

ACA (00_01 RA RB RC 1 00)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	

Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD C_WR Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

ACC (00_01 RA RB RC 1 10)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD if(C==1){ C_WR Z_WR }
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	if(C=1){ C_R5 → RF_D3 A_R5(2-0) → RF_A3 }	if(C==1){ RF_WR C_WR Z_WR }

ACZ (00_01 RA RB RC 1 01)

Instruction Fetch	PC → Mem1_add, ALU1_A	PC_WR
-------------------	-----------------------	-------

	+2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	ALU1 → ADDs
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD if(Z==1){ C_WR Z_WR }
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	if(Z=1){ C_R5 → RF_D3 A_R5(2-0) → RF_A3 }	if(Z==1){ RF_WR C_WR Z_WR }

ACW (00_01 RA RB RC 1 11)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $C \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD C_WR Z_WR

Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

ADI (00_00_RA_RB_6 bit Immediate)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR
Instruction Decode	PR1 → PR2	
Register Read	$Instr_R2(11-9) \rightarrow RF_A1$ $RF_D1 \rightarrow B_R3$ $Instr_R2(8-6) \rightarrow SE3 \rightarrow A_R3$ $Instr_R2(5-0) \rightarrow SE6 \rightarrow C_R3$	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → ADD C_WR Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

NDU (00_10_RA_RB_RC_0_00)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3	

	RF_D2 → C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → NAND Z_WR
Memory Access	$C_R4 \rightarrow C_R5$ $A_R4 \rightarrow A_R5$	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR

NDC (00_10_RA_RB_RC_0_10)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → NAND if(C==1) Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	if(C==1) RF_WR

NDZ (00_10_RA_RB_RC_0_01)

Instruction Fetch $ PC \rightarrow Mem1_add, ALU1_A $ $ PC_WR$	Instruction Fetch	PC → Mem1_add, ALU1_A	PC_WR
---	-------------------	-----------------------	-------

	+2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → NAND if(Z==1) Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	if(Z==1) RF_WR

NCU (00_10_RA_RB_RC_1_00)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → NAND Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	

Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	RF_WR
	$A_{K}(2^{-0}) \rightarrow Kr_{K}$	

NCC (00_10_RA_RB_RC_1_10)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	ALU2 → NAND if(C==1) Z_WR
Memory Access	C_R4 → C_R5 A_R4 → A_R5	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	if(C==1) RF_WR

NCZ (00_10_RA_RB_RC_1_01)

Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(8-6),(5-3) \rightarrow RF_A1,A2 Instr_R2(11-9) \rightarrow SE16 \rightarrow A_R3 RF_D1 \rightarrow B_R3 RF_D2 \rightarrow COMP \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$	ALU2 → NAND

	$B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $0 \rightarrow ALU2_Cin$ $ALU2_C \rightarrow C_R4$	if(C==1) Z_WR
Memory Access	$C_R4 \rightarrow C_R5$ $A_R4 \rightarrow A_R5$	
Write Back	$C_R5 \rightarrow RF_D3$ $A_R5(2-0) \rightarrow RF_A3$	if(C==1) RF_WR

LLI (00_11_RA_9bitImm)

Instruction Fetch	PC → Mem1_Add, ALU1_A, PC_R1 +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	ALU1 → add PC_WR → 1
Instruction Decode	PR1 → PR2	
Register Read	$Instr_R2(11-9) \rightarrow SE3 \rightarrow A_R3$ $Instr_R2(8-0) \rightarrow SE9 \rightarrow C_R3$	
Execute	$A_R3 \rightarrow A_R4$ $C_R3 \rightarrow C_R4$	ALU2 → none Z_WR → 0 C_WR → 0
Memory Access	A_R4 → A_R5 C_R4 → C_R5	Mem2_RD → 0 Mem2_WR → 0
Write Back	$A_R5(2-0) \rightarrow RF_A3$ $C_R5 \rightarrow RF_D3$	RF_WR → 1

LW (01_00_RA_RB_6bitImm)

Instruction Fetch	PC → Mem1_Add, ALU1_A, PC_R1 +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	ALU1 → add PC_WR → 1
Instruction Decode	PR1 → PR2	
Register Read	$Instr_R2(11-9) \rightarrow SE3 \rightarrow A_R3$	

	Instr_R ₂ (8-6) \rightarrow RF_A ₂ RF_D ₂ \rightarrow B_R ₃ Instr_R ₂ (5-0) \rightarrow SE6 \rightarrow C_R ₃	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $ALU2_C \rightarrow B_R4$	ALU2 → add Z_WR → 1
Memory Access	A_R4 → A_R5 B_R4 → Mem2_Add Mem2_Data → B_R5	Mem2_RD → 1 Mem2_WR → 0
Write Back	$A_R5(2-0) \rightarrow RF_A3$ $B_R5 \rightarrow RF_D3$	RF_WR → 1

SW (01_01_RA_RB_6bitImm)

Instruction Fetch	PC → Mem1_Add, ALU1_A, PC_R1 +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	ALU1 → add PC_WR → 1
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 Instr_R2(8-6) \rightarrow RF_A2 RF_D1 \rightarrow A_R3 RF_D2 \rightarrow B_R3 Instr_R2(5-0) \rightarrow SE6 \rightarrow C_R3	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $ALU2_C \rightarrow B_R4$	ALU2 → add
Memory Access	B_R4 → Mem2_Add A_R4 → Mem2_Data	Mem2_RD → 0 Mem2_WR → 1
Write Back	NIL	RF_WR → 0

LM (01_10_RA_0+8bitR7-R0)

Instruction Fetch	PC → Mem1_Add, ALU1_A, PC_R1 +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	ALU1 → add PC_WR → 1
Instruction Decode	If 3 bit counter1 == "111": Pipeline_Register_1 enable → 1 Else: Pipeline_Register_1 enable → 0 If 3 bit counter1 == "000": 3 bit counter2 = "000" Convert: Instr_R1(15-12) → Instr_R2(15-12) 3 bit counter1 → Instr_R2(11-9) 3 bit counter2 → SE3to6 → Instr_R2(5-0) Instr_R1(11-9) → Instr_R2(8-6) If Instr_R1(3 bit counter1) == 1: //Enable in Imm is 1 ControlSig_R2(RF_WR) → 1 3 bit counter2 ++ 3 bit counter1 → Counter1_R2 3 bit counter1 ++	
Register Read	Instr_R2(11-9) \rightarrow SE3 \rightarrow A_R3 //Reg to write If Counter1_R2 == "000": Instr_R2(8-6) \rightarrow RF_A2 RF_D2 \rightarrow RefAdd RefAdd \rightarrow B_R3 //Mem loc to write Instr_R2(5-0) \rightarrow SE6 \rightarrow C_R3 //Offset	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $ALU2_C \rightarrow B_R4$ //ALU2_Z \rightarrow Z-flag	ALU2 → add Z_WR → 0 C_WR → 0

Memory Access	A_R4 → A_R5 B_R4 → Mem2_Add Mem2_Data → B_R5	Mem2_RD → 1 Mem2_WR → 0
Write Back	$A_R5(2-0) \rightarrow RF_A3$ $B_R5 \rightarrow RF_D3$	ControlSig_R 5(RF_WR) → RF_WR

SM (01_11_RA_0+8bitR7-R0)

Instruction Fetch	$PC \rightarrow Mem1_Add, ALU1_A, PC_R1$ +2 \rightarrow ALU1_B ALU1_C \rightarrow PC Mem1_D \rightarrow Instr_R1	ALU1 → add PC_WR → 1
Instruction Decode	If 3 bit counter1 == "111": Pipeline_Register_1 enable → 1 Else: Pipeline_Register_1 enable → 0 If 3 bit counter1 == "000": 3 bit counter2 = "000" Convert: Instr_R1(15-12) → Instr_R2(15-12) 3 bit counter1 → Instr_R2(11-9) 3 bit counter2 → SE3to6 → Instr_R2(5-0) Instr_R1(11-9) → Instr_R2(8-6) If Instr_R1(3 bit counter1) == 1: //Enable in Imm is 1 ControlSig_R2(Mem2_WR) → 1 3 bit counter2 ++ 3 bit counter1 → Counter1_R2 3 bit counter1 ++	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 RF_D1 \rightarrow A_R3 //Value to store If Counter1_R2 == "000": Instr_R2(8-6) \rightarrow RF_A2 RF_D2 \rightarrow RefAdd	

	RefAdd \rightarrow B_R3 //Mem loc to store Instr_R2(5-0) \rightarrow SE6 \rightarrow C_R3 //Offset	
Execute	$A_R3 \rightarrow A_R4$ $B_R3 \rightarrow ALU2_A$ $C_R3 \rightarrow ALU2_B$ $ALU2_C \rightarrow B_R4$	ALU2 → add Z_WR → 0 C_WR → 0
Memory Access	B_R4 → Mem2_Add A_R4 → Mem2_Data	Mem2_RD → 0 ControlSig_R4(Mem2_WR) → Mem2_WR
Write Back	NIL	RF_WR → o

BEQ(10_00_RA_RB_6bitImm)

Instruction Fetch	PC → Mem1_add, PC_R1, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 Instr_R2(8-6) \rightarrow RF_A2 RF_D1 \rightarrow A_R3 RF_D2 \rightarrow B_R3 PC_R2 \rightarrow PC_R3 Instr_R2 \rightarrow Instr_R3	
Execute	$A_R3 \rightarrow ALU2_A$ $B_R3 \rightarrow ALU2_B$ $if(ALU_Z == '1'){$ // HAZARD PC_R3 \rightarrow ALU3_A Instr_R3(5-0) \rightarrow bit append \rightarrow SE16 \rightarrow ALU3_B ALU3_C \rightarrow PC }	ALU_2 → SUB PC_WR ← ALU_Z
Memory Access	NIL	
Write Back	NIL	

BLT(10_01_RA_RB_6bitImm)

Instruction Fetch	PC → Mem1_add, PC_R1, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 Instr_R2(8-6) \rightarrow RF_A2 RF_D1 \rightarrow A_R3 RF_D2 \rightarrow B_R3 PC_R2 \rightarrow PC_R3 Instr_R2 \rightarrow Instr_R3	
Execute	A_R3 → ALU2_A B_R3 → ALU2_B if(ALU_C){ // HAZARD PC_R3 → ALU3_A Instr_R3(5-0) → bit append → SE16 → ALU3_B ALU3_C → PC }	ALU_2 → SUB PC_WR ← ALU_C
Memory Access	NIL	
Write Back	NIL	

BLE(10_10_RA_RB_6bitImm)

Instruction Fetch	PC → Mem1_add, PC_R1, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR
Instruction Decode	PR1 → PR2	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 Instr_R2(8-6) \rightarrow RF_A2 RF_D1 \rightarrow A_R3 RF_D2 \rightarrow B_R3 PC_R2 \rightarrow PC_R3 Instr_R2 \rightarrow Instr_R3	

Execute	$A_R3 \rightarrow ALU2_A$ B R3 \rightarrow ALU2 B	ALU_2 → SUB
	if(ALU_Z == '1' or ALU_C == '1'){ // HAZARD PC_R3 \rightarrow ALU3_A Instr_R3(5-0) \rightarrow bit append \rightarrow SE16 \rightarrow ALU3_B ALU3_C \rightarrow PC	PC_WR ← (ALU_Z ALU_C)
	}	
Memory Access	NIL	
Write Back	NIL	

JAL(11_00_RA_9bitImm)

(HAZARD)

Instruction Fetch	PC → Mem1_add, PC_R1, ALU1_A +2 → ALU1_B ALU1_C → PC, A_R1 Mem1_D → Instr_R1	PC_WR
Instruction Decode	Instr_R1 \rightarrow Instr_R2 PC_R1 \rightarrow PC_R2 A_R1 \rightarrow A_R2	
Register Read	$PC_R2 \rightarrow PC_R3$ $Instr_R2 \rightarrow Instr_R3$ $A_R2 \rightarrow A_R3$	
Execute	PC_R3 \rightarrow ALU3_A Instr_R3(8-0) \rightarrow bit append \rightarrow SE16 \rightarrow ALU3_B ALU3_C \rightarrow PC A_R3 \rightarrow A_R4 Instr_R3 \rightarrow Instr_R4	ALU3 → ADD PC_WR ← 1
Memory Access	$A_R4 \rightarrow A_R5$ $Instr_R4 \rightarrow Instr_R5$	
Write Back	Instr_R5(11-9) \rightarrow RF_A3 A_R5 \rightarrow RF_D3	

JLR(11_01_RA_RB_000_000)

(HAZARD)

		
Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC, A_R1 Mem1_D → Instr_R1	PC_WR
Instruction Decode	Instr_R1 \rightarrow Instr_R2 A_R1 \rightarrow A_R2	
Register Read	Instr_R2(8-6) \rightarrow RF_A1 RF_D1 \rightarrow PC Instr_R2 \rightarrow Instr_R3 A_R2 \rightarrow A_R3	PC_WR
Execute	Instr_R3 → Instr_R4 A_R3 → A_R4	
Memory Access	Instr_R4 → Instr_R5 A_R4 → A_R5	
Write Back	Instr_R5(11-9) \rightarrow RF_A3 A_R5 \rightarrow RF_D3	

JRI(11_11_RA_9bitImm)


(HAZARD)

(III WIII III)		
Instruction Fetch	PC → Mem1_add, ALU1_A +2 → ALU1_B ALU1_C → PC Mem1_D → Instr_R1	PC_WR ALU1 → ADD
Instruction Decode	Instr_R1 → Instr_R2 PC_R1 → PC_R2	
Register Read	Instr_R2(11-9) \rightarrow RF_A1 RF_D1 \rightarrow A_R3 Instr_R2 \rightarrow Instr_R3	
Execute	A_R3 → ALU3_A Instr_R3(8-0) → bit append → SE16 → ALU3_B ALU3_C → PC	PC_WR


Memory Access	NIL	
Write Back	NIL	

RTL Simulation


• Instructions without hazards:



• Arithmetic and logical instructions with hazards:



• Load instruction with hazards:



References

- 6 stage pipeline: https://www.javatpoint.com/instruction-pipeline
- EE 739 Course Material : https://www.ee.iitb.ac.in/~viren/Courses/2015/EE739.htm
- EE 309 Course Material
- D.A. Patterson and J.L. Hennessy, Computer Organization and Design, Morgan Kaufman Pub., N. Delhi, 2005