# 컴퓨터 조직론 Project 4

#### Jaewon Hur

System & software security Lab.

**Seoul National University** 

May 29, 2020

# 목차

- 프로젝트 목표
- 프로젝트 개요
- 프로젝트 구성
- 평가 기준
- 참고


# 프로젝트 목표

- 본 프로젝트 목표
  - Five stage in-order CPU 구현
    - 1. CPU logic 재구성 및 pipeline register 추가
    - 2. Forwarding logic 구현
    - 3. Branching 및 flushing 구현
    - 4. Hazard detection

# 프로젝트 개요

### Pipelined CPU

- Multiple stage를 거쳐 instruction을 수행
- Single cycle CPU에서 각 stage마다 정보를 저장하기 위해 pipeline register 추가
- 성능 향상을 위해 forwarding logic, branch predictor, hazard detection 추가



4

## 1. CPU logic 재구성 및 pipeline register 추가

- Forwarding, branch prediction, hazard detection을 제외한 pipelined CPU를 구현.
- IF stage는 이미 구현되어 있으며, 나머지 stage를 따라가며 순차적으로 구현.
  - src/main/scala/pipelined/cpu.scala에 기본 template 제공
- 참고 사항
  - Pipeline register는 *Bundle*로 구현됨, 일반 object처럼 내부 인자에 접근할 수 있음.
  - Control signal (EXControl, Mcontrol, WBControl) 또한 *Bundle*로 구현
  - Module 연결 완료시 DontCare 구문 제거

#### 평가 및 검증

sbt> Lab3 / testOnly dinocpu.RTypeTesterLab3
sbt> Lab3 / testOnly dinocpu.ITypeTesterLab3
sbt> Lab3 / testOnly dinocpu.UTypeTesterLab3
sbt> Lab3 / testOnly dinocpu.MemoryTesterLab3

- Test cases
  - 14/ 10/ 6/ 10

```
// Everything in the register between IF and ID stages class IFIDBundle extends Bundle {
 val instruction = UInt(32.W)
 val pc = UInt(32.W)
 val pcplusfour = UInt(32.W)
}
```

Fig2. Pipeline register bundle

```
// Control signals used in EX stage class EXControl extends Bundle {
  val add = Bool()
  val immediate = Bool()
  val alusrc1 = UInt(2.W)
  val branch = Bool()
  val jump = UInt(2.W)
}

// Control signals used in MEM stage class MControl extends Bundle {

}

// Control signals used in EB stage class WBControl extends Bundle {

}
```

Fig4. Bundle instantiation

class IDEXBundle extends Bundle {

val excontrol = new EXControl

val mcontrol = new MControl
val wbcontrol = new WBControl

// Everything in the register between ID and EX stages

Fig5. Register instantiation

Fig3. Control signal bundle

## 2. Forwarding logic 구현

- 다음 단계에 따라 forwarding logic 구현
  - 1) Fig. 6에 따라 forwarding mux 추가 (src/main/scala/pipelined/cpu.scala)
  - 2) Forwarding unit을 processor에 연결
  - 3) Forwarding unit 내부 forwarding logic 구현 (src/main/scala/components/forwarding.scala)
- 평가 및 검증

sbt> Lab3 / testOnly dinocpu.lTypeMultiCycleTesterLab3sbt> Lab3 / testOnly dinocpu.RTypeMultiCycleTesterLab3

- Test cases
  - 1/8




Fig 6. Forwarding mux

### 3. Branching 및 flushing 구현

- Always not-taken branch predictor (branch condition을 기다리지 말고 계속 pc+4 instruction을 fetch) 가정
- 다음 단계에 따라 branching 및 flushing 구현 (src/main/scala/pipelined/cpu.scala)
  - 1) PC값을 위한 MUX 추가
  - 2) ID/EX, EX/MEM register에 bubble 주입을 위한 코드 추가
  - 3) IF/ID register flush 코드 추가
  - 4) Taken signal을 hazard detection unit과 연결
  - 5) Branch taken일 때, hazard detection logic 추가 (src/main/scala/components/hazard.scala)
- 평가 및 검증

sbt> Lab3 / testOnly dinocpu.BranchTesterLab3
sbt> Lab3 / testOnly dinocpu.JumpTesterLab3

- Test cases
  - 18/3

#### 4. Hazard detection

- 특정 조합의 instruction (dependent instructions)을 hazard detection logic이 처리
  - E.x) mem read / use 같은 1 cycle에 operand 값을 얻어올 수 없는 instruction 조합
- 다음 단계에 따라 hazard detection 구현 (src/main/scala/pipelined/cpu.scala)
  - 1) Hazard detection unit의 나머지 부분 연결 (src/main/scala/components/hazard.scala)
  - 2) PC Mux 수정
  - 3) IF/ID register에 bubble 주입 코드 작성
- 평가 및 검증

**sbt>** Lab3 / testOnly dinocpu.MemoryMultiCycleTesterLab3

sbt> Lab3 / testOnly dinocpu.ApplicationsTesterLab3

- Test cases
  - 1/4

# 평가 기준

- 1. CPU logic 재구성 및 pipeline register 추가
  - 성공하는 test case 개수에 따라 차등
- 2. Forwarding logic 구현
  - 성공하는 test case 개수에 따라 차등
- 3. Branching 및 flushing 구현
  - 성공하는 test case 개수에 따라 차등
- 4. Hazard detection
  - 성공하는 test case 개수에 따라 차등

## 참고

#### 1. Single-step mode test

- Simulation을 한 cycle씩 수행하고 싶을 때
  - sbt> Lab3 / runMain dinocpu.singlestep 'test name' 'cpu-version'
  - 예시) **sbt>** Lab3 / runMain dinocpu.singlestep fibonacci pipelined
- Single step interface
  - 현재는 버전 문제로 cpu.scala 파일에 print문을 추가하고,
     1 cycle 씩 수행하며 출력하는 것만 가능합니다.
  - 모든 모듈이 연결되어야, register가 optimized out 되지 않기 때문에
     모든 구현을 하고 사용할 수 있습니다.

(setValue: Cannot find cpu.registers error가 뜨면 연결이 잘 안된 것입니다.)

```
Multiple main classes detected. Run 'show discoveredMainClasses' to see the list
Multiple main classes detected. Run 'show discoveredMainClasses' to see the list
          Running dinocpu.singlestep fibonacci pipelined
      ng test fibonacci on CPU design pipelined
           [0.001] Elaborating design...
            [0.656] Done elaborating.
  tal FIRRIL Compile Time: 568.1 ms
le loaded in 0.114651829 seconds, 867 symbols, 841 statements
w many cycles to you want to run? "Q" to quit.
                         0 IF/ID: IFIDBundle(instruction ->
                                                                                                                                                         0. pcplusfour ->
                                                                                                                                                                                                                                                                                                                                                              0, excontrol -> EXControl(add -> 0, immediate -> 0, alusrc1 -> 0, branch -> 0, immp -> 0), mcontrol -> MControl(memread -> 0
 > 0, taken -> 0, maskmode -> 0, sext -> 0), wbcontrol -> WBControl(toreg
/MEM: EXMEMBundle(writereg -> 0, readdata2 -> 0, aluresult ->
                                                                                                                                                         -> 0, regwrite -> 0), rs1 -> 0, rs2 -> 0)
                                                                                                                                                                                                                 0, pcplusfour ->
                                                                                                                                                                                                                                                                     0. mcontrol -> MControl(memread -> 0. memwrite -> 0. taken -> 0. maskmode -> 0. sext -> 0). wbcontrol -> WBControl(toreg -> 0. regwrite -> 0))
                                                                                                                                                                    0. nextpc ->
  1/WB: MEMWBBundle(writereg -> 0, aluresult ->
                                                                                                                                                                   0, pcplusfour ->
                                                                                                                                                                                                                        0, wbcontrol -> WBControl(toreg -> 0, regwrite -> 0))
                         1 IF/ID: IFIDBundle(instruction -> 6293427, pc ->
                                                                                                                                                         0. pcplusfour ->
 /EX: IDEXBundle(writereg -> 0, funct7 -> 0, funct3 -> 0, imm ->
                                                                                                                                                             0, readdata2 ->
                                                                                                                                                                                                                0, readdata1 ->
                                                                                                                                                                                                                                                                                                                                                              0, excontrol -> EXControl(add -> 0, immediate -> 0, alusrc1 -> 0, branch -> 0, jump -> 0), mcontrol -> MControl(memread -> 0,
> 0, taken -> 0, maskmode -> 0, sext -> 1), wbcontrol -> WBControl(toreg -> 3, regwrite -> 0), rs1 -> 0, rs2 -> 0)
//MPH EXMEMbundle(ritereg -> 0, readdata -> 0, alunesult -> 0, nextpc -> 0, pclusfour ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 179, pcplusfour -> 0, wbcontrol ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 179, pcplusfour ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 179, pcplusfour ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 179, pcplusfour ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdata ->
//MMB. MEMBBundle(ritereg -> 0, alunesult -> 0, readdata -> 0, readdat
                                                                                                                                                                                                                                                                      0, mcontrol -> MControl(memread -> 0, memwrite -> 0, taken -> 0, maskmode -> 0, sext -> 0), wbcontrol -> WBControl(toreg -> 0, regwrite -> 0))
                                                                                                                                                                                                                        0, wbcontrol -> WBControl(toreg -> 0, regwrite -> 0))
                         2 IF/ID: IFIDBundle(instruction -> 1089478691, pc ->
                                                                                                                                                          4. pcplusfour ->
                                                                                                                                                                                                                                                                                                                                                              4, excontrol -> EXControl(add -> 0, immediate -> 0, alusrc1 -> 0, branch -> 0, jump -> 0), mcontrol -> MControl(memread -> 0
-> 0, taken -> 0, maskmode -> 0, sext -> 1), wbcontrol -> wBControl(toreg -> 0, regwrite -> 1), rs1 -> 0, rs2 -> 6)

X/MEM: EXMEMBundle(writereg -> 0, readdata2 -> 0, aluresult -> 0, nextpc -> 0, pcplusfour ->
                                                                                                                                                                                                                                                                      0. mcontrol -> MControl(memread -> 0. memwrite -> 0. taken -> 0. maskmode -> 0. sext -> 1). wbcontrol -> WBControl(toreg -> 3. regwrite -> 0))
  M/WB: MEMWBBundle(writereg -> 0, aluresult ->
                                                                                                                                                               179, pcplusfour ->
 iting snapshot file /home/jwhur/Class/Assistant/Lab2/proj4 ans/Top.datastore.snapshot.json
         ss] Total time: 11 s, completed May 29, 2020 1:32:21 PM
```

# 과제 제출

1. 'zip -r lab4.zip src' 명령으로 dinocpu directory 내의 src 폴더를 압축하여 홈페이지에 제출

# Thank you

과제 제출 기한은 6/26 (금) 오후 12시까지 입니다.

문의사항은 <u>hurjaewon@snu.ac.kr</u> 로 연락 바랍니다.