Ajay Kumar Garg Engineering College, Ghaziabad

Department of ECE

Model Solution ST-2

Course:

B.Tech

Session:

2017-18

Subject:

VLSI Design

Max Marks: 50

Semester: VII

Section: EC-1, EC-2, EC-3

Sub. Code: NEC-703

Time: 2 hour

Section A

Aun:

herat is patioed logic and natioless logic.

Aug:

In natived logic Vor and Von depends on the natio of the native of the translator on nestator in the chime and in

the load like resultine load inventor

In nationess logic Vor and Von donot depend on the bransister nation like eyes inverter.

Ou-2: Define logical effort.

Aus

dogical effort is the Matio of the input capacilaire of a gate B the input capacilaire of a gate B the input capacilaire of inventer. It is observed as denoted as g. On it is defined as the measurement of melatine ability of gate B delicense cumulant.

g: Cin (gate)
Cin (inv)

Logical effort (g) of inventer 1.

Que-3:

begat is parasitic Delay.

Au :

Pavasitic delay represents delay of gate deriving no load. It is set by internal parasitic capacitation. It is denoted by P.

Pfor inventer = 2 (It also depends on no. of inpute of gate)

Our 4 what is EDP and how it is better inam PDP.

AM EDP- Rungy delay product; PDP- Power delay product.

PDP = Pavg tp and Pavg = CVBD: f

tp = \frac{1}{27} :: PDP = CVBD/f \cdot \frac{1}{29} = \frac{1}{2}CVDD/2

To PDP = PDP x tp .: To PDP, out of C on VDD we can

= \frac{c^2 \text{VBD}}{2 \text{K} 2 (\text{VDD} \text{VDD} \text{VD})} \quad \text{handle only only parameter}.

Our-5: Calculate the olday of following circuit using elemented delay model.

Ans.

R1 R= Vout

- ON transistor look like Hesistors
- Pullup ou pull doven metwork modelled as RC laddy
- -> Elmon delay of RC ladder $t_{pol} = \sum_{node i} R_{i-10} source C_{i}$ $= R_{i}C_{i} + (R_{i}+R_{2})C_{2}$.

Que-6 Denine The expression for moltage across pass beautitor for transmission of logic 'o' and logic'!

com: dogic'i Thoms fer:

Vin = 1

OF

CLK

CLK

when elk=1 and vin=1 Vx mode well be changed up to logic 1

MP only provides the convent path & the intermediate capacitive mode copy copy mode when clock become

inacture the MP ceases & conduct and the change stoned in the parasitic capacitance a condimues & determine the of level of the inventor.

Assume finat $V_{x}=0$ at t=0.

Now the gale signale at the gate of MP goes from 0 & Von at t=0. MP stants & conduct and operate in saturation mode. Liphonghout this cycle of Spice $V_{DS} = V_{GS}$

Vos > Vgs. Vt - The MP operals in saturation region starts & change up the capacilation

 $80 \quad C \frac{dVn}{dt} = \frac{Ku}{2} \left(\frac{V_{OIS} - V_{N} - V_{T,N}}{V_{T,N}} \right)^{2}$ $\frac{CdVn}{dt} = \frac{Ku}{2} \left(\frac{V_{DD} - V_{N} - V_{T,N}}{V_{N}} \right)^{2}$ $\int_{0}^{t} dt = \frac{2Cn}{Kn} \int_{0}^{V_{N}} \frac{1}{\left(\frac{V_{DD} - V_{N} - V_{T,N}}{V_{N}} \right)} \frac{dV_{N}}{V_{N} - V_{N} - V_{N}} \int_{0}^{V_{N}} \frac{1}{\left(\frac{V_{N} - V_{N} - V_{N}}{V_{N}} \right)} \frac{1}{V_{N} - V_{N}} \int_{0}^{V_{N}} \frac{1}{V_{N} - V_{N} - V_{N}} \left[\frac{1}{V_{N} - V_{N} - V_{N}} \right] \frac{1}{V_{N} - V_{N}}$

The MP will be Themed off helpen $Vx = V_{max}$. Since at this point $V_{01} = V_{11} n$. The reolege at mode x can never attain the full power supply moltage level of V_{01} during the logic 1' Gransfer.

Logie '0' Transfer: Assume that the soft mode movage Vx=1 bevel initeally. i.e. Vx (t=0) = Vmax = Vpp-V7n.

Rugen logic'o' is applied & the "IP terminal which courses pands

Be thin = 0 v (Negen or logic o) x at clock I o & Vois at t=0

The pass transistor starts & conduct regen clocks become active, and it
will operate in linear mode.

 $- \frac{dux}{dt} = \frac{ku}{2} \left(2 \left(V_{DD} - V_{TN} \right) V_{X} - V_{X}^{2} \right)$ $dt = - \frac{2Cx}{\kappa n} \left(\frac{dux}{2 \left(V_{DD} - V_{TN} \right) V_{X} - V_{X}^{2}} \right)$

Note that In Source moltige of In much pass branso ton is equal to ov during this event house lique is no substrate lies effect for MP. But the initial pandition by (t=0) = (VDD-Vtn) Continues the contains the Influenced woltage with substrate effect because neottage by is set during the preceding logic 1 bransfer event.

$$dt = -\frac{2C\alpha}{Kn} \cdot \frac{dV\alpha}{2(V_{0D}-V_{TM})V\alpha-V\alpha^{2}}$$


$$= -\frac{2C\alpha}{Kn} \left[\frac{dV\alpha}{2(V_{0D}-V_{TM})-V\alpha}\right] \cdot V\alpha$$

$$= \frac{A}{2(V_{0D}-V_{TM})-V\alpha} + \frac{B}{V\alpha}$$

$$= \frac{A}{2(V_{0D}-V_{TM})-V\alpha} + \frac{V\alpha}{V\alpha}$$

$$= \frac{A}{2(V_{0D}-V_{TM})-V\alpha} + \frac{B}{V\alpha}$$
Solving This equation; we will have
$$= \frac{C\alpha}{Kn(V_{0D}-V_{tM})} \left[\frac{2V_{0D}-V_{t,N}-V\alpha}{V\alpha}\right] V_{0D} - V_{tM}$$

$$= \frac{V_{0D}-V_{tM}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}-V_{0D}}{V\alpha} + \frac{V_{0D}-$$



In dynamic shift negister live phase clocking stystem is used when of is active. Mr and fruit inventer is activated. If In of paciess Cout, = i at the end of of phase, the reality is transformed & aire min change sharing over the pass bransister during \$2=1 Nogic high level at the ofp mode is subjected to investored mollage deep ic one Ve lower from Vso. To connectly beausfer the logic high level after charge snaving, the nation of the cont/lin equal de kept large enough during cuciut design. If of Cout 1=0 at the end of f, the coud I new he completely duained & notage of Voi- or veyen of is turned on Since the ratio logic tow level of Vor = OV can be achieved regardless of the obsour & load patio, the cht overangement is called Ratioless dynamic logic. During 91= 1 ruin à Gransfeurer & Cin . And malid mont of the first slage in determined as the inverse of the sewant i/p diving this cycle. regen \$2 is active during the next prose, the ofpreologic level of the SI sloge is transferred & The S2 Expet capacilaire Cin2. During acture of , the first stage ip capacitaire continues & Helan ets previous level ruia change sparage

A we take namew clock pulse, load transliter is also on for a very sport time during direction, so for most of the load is OFF. So power descipation is less.

Du 8 repat is interconnect engineering explain in detail.

Aus: As the gate delay continues to imprious while long with delays Herain constant on area get slower, so with augineering has become a major part of integrated circuit design. So it is necessary to date develop a floorplanning in such a way that outlead communicating unit and

How to one another.

The disigners select the wine winder, spacing, and layou trage is tradeoff dilay. B.w., energy and mobile. By default, minimum pitch worker are preferred for moncritical interconnection for best density and wicker hopen the load is dominated by wine capocilance, the best way is helical increase spacing, neducing the

capocilaire & meanly meighbours.

-> This also recludes energy and coupling moise

when the delay is deman dominated by the gate capocilate and where Hestertaure, widening the wine Heduces Hestertauce and delay.

-s It may increase the capacitance of top and hottom plate.


- Wire thickness depends on the choice of metal layer.

-s the lower layers am thin and optimized for a tight mouting pilon

-> Middle layers are often hick & provide lower presidence and heter current handling capacity

- Upper layer may be even thicker to provide a low resilation power grid and fort global interconnect

Aux-10 hyplain with expuessions the lufter insention in interconnects & optimize de five. Buffer insention on supeater insention



$$R = \int \frac{L}{N t m}$$
; $C = \frac{\omega L}{t i}$
 $T = RC = \int \frac{e L^2}{t m t i}$

Epene f, e, tm, ti and devined by the termology and L can be continued in dusign the delay $f \in L^2 = AL^2$

-> Now be minimize delay of global interconnect, we divide the long length interconnect jub smaller segments and insert buffer in between them.

of we define certain cutteral wine lengthe, if wine lengthe exceed their length, if wine length exceed their length,

L' > Small segment

of worn of length

T - lengten delay.

: Segment were delay = AL^{2} for M segment, sque win he M-1 huffon and $L = ML^{2}$ $\Delta = MAi^{2} + (M-1)T = \frac{L}{L^{2}} AL^{2} + (\frac{L}{L^{2}} - 1)T$ $= AL^{2}L^{2} + (\frac{L}{L^{2}} - 1)T$

Pulling au desiration w. H. & L'=0


AL - L T=0 OL AL'=7

Bo L' Equal de le choosen that the wine segment delay expended be equal of the buffer.

Du-9. Explain un pipelien and panallel anthilicetien fon low power visi disign.

Aus In the past payallem and pipelining have been effective ways & necluce the power consumption.

Pipelining Approach:



About block implements a logic function ' | p of the ' | p vectors.

Both the ' | p and of vectors are sampled but Hegis line aways,

deinen by a clock flessume that the outlied pain in the logic

block allows may sampling frequency of face.

Total = Total cap switched every cycle

will be the sum of (i) cap stweet at its

Heg. away + cap switched at logic function +

cap switting in the ofp meg. annay.

Then Polynamic = C70tor · Vop · fell

Now consider N- Stage pipelined structure for implementing the same logic function of (1/p) has been partitioned into N successione stage and a total N-1 Hegis the acrease have been

introduced, in addition & The original ip and of prequired &.

- All negistus ane clocked at original sample male form.

- If all stages have equal delay.

Then I'm logic block between five successing negligible can operate N-time slower while maintaining he same functional block lynoughput as before. This implies that The power supply can be neduced to a new Nature of Vap to effectively slowdoner The clock by his factor of N.


Power pspelin = [CTotal + (N-1) Crag]. Vop New. filk

Power reduction foctor = Pripetine / Pring. = 1+ Creg (N-1)/2 = 1+ Creg (N-1)/2 CTOTAL VOD

2 1+ CHIZ (N-1), Vapnew VDD.

Bo The structure yas a large area but the power is neduced.

Panallel Approach- or harware replication: It is used for logic function by on mot suitable for pipeline.



- Schock signal B each ilp negister are skewed by Telk guen anat lack of Im N consecutive ilp vectors is loaded into a different negister.

Shach register is clocked at lower frequency of fork N In this alloated B compute the function for each input vector is increased by the factor of N. Bo Voo is decreased entitle The critical pain delay equivalent B mew cla period of Tork.

Time allowed & compute each function for each is vector is increased by The factor of N. Voo is decreased and the onerall performance is slow.

Ppanalul = N. C. Tolar Vopmen. fak + Cheg Vopmen fak


= (1+ Cheg C. Tolar Vopmen. fak

Powen Heduction function = Ppanalul = Vopmen (1+ Cheg Crotar)

Que-11 lepplain In crosslate in interconnect and what are the methods
B minimize The crosslate.

Equi Ausstalk: Wire have capocitance & A H B is supposed & switched or decrease the Supposed & switched or decrease the Saitching also of coupling capocitance. This is known as orosstalk. If B is supposed & switched & smultaneously, this may increase or decrease the Saitching olday. If B is mot supposed & switch, causes make on B


Cuastal maire effect:



Wine A - switcher - Aggresson
B- constant - Viction
This introduces moire as B partially
buildnes. If Viction is floating,
we can model the discust as a
capacitine moltage divides to compute
the viction moire.

If the victime is actively driven, The driven will supply arment to openede oppose and recluce the victim moise.

If we model the duiver as resultors.



The peak moise become dependent on the time constant statio & of the aggressor & the nichting

AGGRESSOR

JICATIA UNDRIVEN 50%.

JICATIA CHARF SIZE DRIVER 16%.)

VICTUA CHARF SIZE DRIVER 8%.)

VICTUA (BOURLE SIZE DRIVER 40%.)

DRIVER 40%.)

We have only considered the case of a single neighbours switching when both meighbours switching when both meighbours switching

Cupistalk Control: Capacitine choistalk is proportional & the Hatib of coupling capacitance & total capocitaine

Capacituse cuassaix = Coupling capacilante Total Cap.

For modern wires with an aspect statio (the) of 204 more. The roupling capacitée can account for 2/3 B 3/4 B the Blos capacitano and onosstate can create large amount of noise and gruge dota dependent delay variation.

Approaches & control cuosstall

La Processe spacing to adjacent lines

ls shield wine

Le husure neighbours switch at different time

G Chostalk Cancellation.


To fix minor evess tak we can increase spocing.

There methods & improve crosstalk - staggered repealers

-s change compensation

-s Twisted differential Signaling hach technique seeks a cause equal amounts of positive and negative chosstalk on the victim, effectively producing zero and chosstate.


a) Straggered Repealers:



Diagnam shows two who with straggered repeaters buch beginnent of ruiction sees half of a Hisnif aggressor segment and half of a falling aggressor begment.


Although the cancellation is not perfect because of delays along the segments staggered straggered is a very effective approach.

(6) Charge Compensation:



- An inventer and transistor are added between aggresson and Nictim.
- > Transistor à ponnected & behave as a capacitor.
- s luger the aggresson sie es and couples the Miltim upward; the suventur falls and couples the victim dovernous.
- Ву choosing the appropriate sized compensation transister, most of the moise can be cancelled at the expense of extra circuitry.

(C) TOS: Twester Defferential Signalup:



hach signal is nonted differentially. The signals are swapped on twis to such that the viction and its complement each see eoupling from the aggressor and its components.

- Expensive in while Hesourance
- Effective in eliminating cuosstate
- -> Used in memory design

explain the electrical effout, logical effort, pain 44 out and luranch effort. Calculate the electrical effort, logic-al effort, bevanching effort, parasitic delay and orniral delay. Aus:- In general the peropagation delay of a gate can be wellten as d= f+p -> parasitie delay (myen mo load is attached) Ly effort duay on stage delay that depends on the complexity and favout of the gate Effort delay f = gh A > Electrical effort g -s dogical effort An inventer is defined to have logical effort =1 And if the load is not Edentical copies of the gate, from the electrical your can be computed as Electrical = 4 = Cont = Capacilana of ext lood heing duinen Up capacitary of the got Gost Logical Effort - It describes the during capability of gate relative & that of a reference inventer on it the nation of Elp capacitance of the gate to the Elp capacatance of an inventor Enot can there the same amount of contact. It is denoted by g. Parasitio delay - Parasitio delay po is calculated when load is commedia

Branching effort = Lon porter + Coff pari
Compare

In true pain we have how branches

$$b_1 = \frac{x + (x + x)}{x} = \frac{3x}{x} = 3$$

$$b_2 = \frac{y+y}{y} = \frac{2y}{y} = 2$$

Pain effont F= GBH

= 100 x 6x 45 = 125 fou 8 livree stages.

Delay will be minimum of The stoge effort is equal to the all

So hest slage effort = 3/125 = 5 = f = N Palu effort F ruger N = no of slages Pain panasitic duly = 2+3+2=7

Patu delay on orienal delay D = P+jN = 7+5×3 = 2-2

FOR a pater of logical appoint gate, The logical effort up a " a chain of gala is q= tr gi H= Cout Can Branching effort takes favout in account b = Conpate + Coffpain Conpain Branching effont of the entire poin B= TT bi Pain afort F = GIBH Path effort F = tifi = Tigiti Logual yout G= 4x 3x 5 = 100 Pain electrical effort H = Cout = 45 8: Branching effort = Conpain + Coffpain

Conpain

B = Thi