Ajay Kumar Garg Engineering College, Ghaziabad Department of Electrical & Electronics Engg.

ST-2 Model Solution

Course: B.Tech Session: 2017-18

Subject: Micro-Processor & its applications

Semester: V

Section: EN-1, EN-2

Sub. Code: NEE-504

SECTION-A

A. (1) Identify the contents of the Accumulator & flag status as the following Instructions Are executed.

MV& A , 7FH

ORA A

CPI AZ

How A = 7FH= 0111 1111 H

Now Making OR Operation centre Contents of Accumulator

Provides A= 01111111 H After second Instruction.

In third Instruction, Accumulator is to be Compared with

Immediate Value AZH ie. 1010 0010 H which is Higher then 7Fie 0111 1111 H.

Accumulator Contains = 7fH.

& flogs of fection is easing flog which is to Be Set By this

Comparision in PSW. tens ey=1 Pcoxen)=0, Ac=0, Z=0


(2) 97 th CS registurs Contains the Number SACEH & IPCONTOIN FA3CH, what cell Be the Address of Instruction.

Physical Address = 10 ff segment Volen + IP Vales.

Hence SACEXION+ FASCH = P.A.

SACEO - FABE = P.A.

Prysical Factors = 6AFICH Ans



Instant.

(6) Sixteen Bytes of Data are stored in mimory locations at OO BOH to OO SOF, Fronsfur entire Block of pota to new Memory locations starting at 5070H.

MOV SI, 0050H 0 MOV DI, 80704 MOV CX, 10 H

NEXTO MOV AL, [SI] MOV IDII, AL

> INC SI INC DI LOOP NEXT HLT

(7) Explain Various Addressing Modes of 8085 UP with suitable Examples.

Ans: Addressing Modes & Every Instruction preforms an operation on the specified data called operand. Every Instruction in particules requires an operand to BE

spedified for that Instruction to be executed.

this operand con se available in a general purpose Regis in Accumulator or in a rumory Location. I the way in which the the operand is specified for an Instruction is called addressing

Various addrecing Modes in 8085 UP AMS

- Direct Addressing Mode
- Register Addressing Mode.
- Registus Indirect Addressing Mode.
- Immediate Addressing Mod.
- 5. Implicit Addressing Modes.

1. Direct Addressing Mode: In this mode the oddress of operand too example.

for example -:

STA 2400H - Store the content of Acc. to mimory Location 2400H IN 02 - Read Data from Post C, 02 is the address of the post e, of an I/o Post from where thedata is to be wead.

2. Registus Addressing Mode: In Registus addressing Mode the operands Are available in the general purpose Registers. for exis MOVA, B Move Clapy) Contents of B to Acc.
or ADD B Add Convents of B to Acc.

2. Registes Indirect Addressing Modi-! there in this mode of addressing, the address of operand is specified by a register/original poir. too smample." LXI H, 2500H Load HL Pair with 2500H MOV A, M Move Contents of Mimory Location to Acc. whose Address's given in HL. Pair Reg.

4. Immediate Addressing of In this mode the obusonds Aox specified within the Instruction Itself. Forex. ! MVI A, 05 MOV 05 in the Accumulator.

ADI 06 Add 06 to the content of Accumulator.

5. Implicit Addressing! there Are currain Instructions which operates directly on the Contents of Accumulator. & do not requires the address of the aperands? for examples: 1. CMA - compliment the contents of Acc. 2. RAR - Rotate Acc Right with Carry By on Bit.
3. RAL. - Rotate Contents of Acc Left By one
Bit.


- Explain the following Instructions- "
 - 1) MOV CS: Total [BP], AX -: this Instruction Copies Ax to two memory Locations, AL to first Location, AH to second, effective additess, EA is the sum of displacement represented By total & Contents of BP. Physical Address = EA+CS
 - 2) MOVSB -: Movstring Byte Er String Byte will Syntax - MOVSB Bestination string Name, Lousce String Name. two Instruction Copies a Byte from a location in DS to a location in Es. for this the offset of destination must be contained in DI Register & offset source must be contained in SI Register.
 - (3) XCHq-: Syntax XCHq. AX, 1600 this Instruction exchanges the Contents of distinction (first) & Sousce (second) opusonds, these operands could Be Two GPR" or a register and a minory Location, 21 a memory apresend is referenced, the Processor's how a restriction for this Instruction that segment registers con not be used with this anstruction.
 - (A) AAA (ASCII Adjustment After Addition) this Instruction Conveys the result of the addition of two valid unpocked BCD digits to a valid 2-digit BCD Number & takes the AL register as its simplicit operand. the two obusands of the addition must have its u Bits

Contain a Numbers in the range from 0-9, the AAA Instruction then Adjust AL 80 that, if Contains a Cornet BCD digit, of the Addition froduces a larry CAF=1), the AH legisteris Incremented and the Carry flag of & Auxiliary Carry Flag AF Are set to 1, 9f the Eddition does not Produces Educimal Carry, of & Af AGR cleared to 0 & AH is not abound, In Both Cases the reignes 4 Bits of AL Are aleaned to 'O'.

MOV AH, OO - clar AH FOOMSD ADD ALIOS - Add BCD 5 in AL ADD ALIOS - Add BCD 5 in AL AAA - AH=1 & AL=1 representing BCD 11.

- 5 Of BL, AL. 6
 9# performs the logical or operation for the Contents of
 two registers BL & AL & Lesut of OR operation is stored
 in Br register (ie destination) registers.
- (9) Explain all the Vectored Interscripts of 8085 MPU & Frovide their Vector Addresses.

Ans: Invosupt structure of 8085 -: there Are Basically 5 Inturnests for 8085 MPU, each of the Inter-rupts Are naving a Specified Address & Mask Bit except TRAP.
the Invosupt Structure of 8085 is as Below:



1 (64)

(10) Explain the function of following pins of 8086 lep.

Ans-0 (1) 52 B S4 -0 these Are pin NO 38 B 37 Perpertivoly in 8086 Ain Discouption. also these pin may carry Address Bits A16-A17 during ALE=1, But when ALE=0, then S3 B S4 Indicates the segment Being Accessed during Consumt Bus cycle.

184	53	Function
0	0	Extoo segment
0	1	Stock Segrown
1	0	Code Segment
1	1	Data Segment

(ii) M/IO -: this pin is specified in minimum Mode & is 28th pin on 8086 DIP.

this pin Indicates whether the address Bos Contains a memory Address or an I/O Port Address. ie I formumory so for I/O Port.

(iii) DEN -: this is 26th Pinon 8086 DIP. 8 is a minimum Mode operating Pin - this DEN ie Data Enable Bus is Active Low in nature of when these is 0 Available on this Pin 2t Active - ales Cotunal data Bus Buffers.

Exat is tested by the wait Instructions as NOP. It test fin is a logic of the wait Instruction waits for test to Become fin is at logic 1, the wait Instruction waits for test to Become Logic o.


(V) Lock-: Lock Output is 29th Pin in Maximum Mode and is used for locking peripheral aff system.

(11) List the Sequence of everys that Occurs when 8085 MPU 82000 from Mumory & drows the timing of the memory Read Cycle.

Are to for Emplaining this Memory Read operation let us consides two mache codes - 00111110/(3EH) & 0011 0010(32H) - Are stored in memory Locations 2000 H & 2001 H Respectively.

Stored in memory Locations 2000 H & 2001 H Respectively.

Hurs the first mic Code (3EH) represents operate to load data Byte Byte in Accumulator & Second Code (32H) represents data Byte to Be loaded in Accumulator. & Hu Instruction is given as



Sequence of events to take place during Memory Read-of two two Instructions Consists of two Bytes; the first is operal person is the data byte, 8085 needs to read these Bytes from Memory & thus requires at least two machine cycles. Memory & thus requires at least two machine cycles. Memory & Mc is operal Fetch & Record m/c cycle is themory Read, there of T-states will be Involved & require cycles to the place is as fallows.

1. The first MIC Cycle MI (OPCODE feech) is identical in Bus timing with MIC Cycle for transfering the Dota Byte from memory to MPU.

At TI-! The procusor Identifies that it is an opcode ferch cycle by
Plocing OII On Status Signal CI/O/M = 0, SI = 1, SO = 1).

It places the memory Address C2000H) from program counters
to the Address Bus. Here 20H on AssAB & OOH on ADJ-ADO!

B Increments the PC to 2001 H, for painting on to next Instr.

Here with as ALE Signal gass the lie ALE=1) during T1, Here

Address Clower) is latched from Bus (ADJ-ADO).

Of Paylor & numery places Data Byte 3EH from Cocation 2000H ento the data Bus. Ento Boss places the opcode in the Instruction Register & disables then 8085 places the opcode in the Instruction Register & disables RD Signal, there the fetch (opcode) is completed in Stat T3.

at Ty: during Ty the 8085 decodes the ofcode & fronds out that a swood Byte needs to be seed yet. after 13 state, the contents of the Bus As-AB and unknown & data bus Apy-Apo goes into Right-Impled-once State.

IN M2 - O After completing the of cool fetch 8085 places the address 2001 H on the address Bus & snowments the Program Counters to next Address 2002H, the second MIC Cycle M2 is Identified as Memory read Cycle (ie. 1/0/M = 0, S1=1, S0=0) & ALE is Asserted at T2, the RD Signal Becomes active & enables the chip (Memory)

Ot 5: At rising edge of T2, the 8085 Activates the data Bus as on ilp Bus, numbers places the data Byte 32H on the Data Bus & 8085 Reads & stores the Byte in Accumulator during T3. the execution times of memory read MIC & Instruction cycle Con Be Calculated, 21 the frequency (CLOCK) is given. Ans: Barically Architecture of 8086 MPU & Explain its Registes Organi Ans: Barically Architecture of 8086 is subdivided into two moin Units called BIU CBUS Interface Unit) & EU CExecution Unit)

Lits understand Earn on Storately.

BIU CBUS Interface Unit). -6

Bus Intuface Unit specifically Deals with mimory & 40 Ports ie from where the Procuror is fetching the data left As shown in figure BIU is comprising of An Arithmetic ext Intufacing Buses, 6 Bytes Orucu. & Some eigment Registers. Like CS (Codesegment), DS (Data Segment), ESCEntro Segment) SS CStock Segment) & IP (Instruction Paintes).

Since 8086 is a 16 Bit Procusor the data Bue is of 16 Bit word length & Addaws Bus is of 20 Bits. Hence it can Acers upto 220 = 1 MB Physical Memory locations.

Hele this Arithmetic Unit is to Calculate the physical Address Of the location from where the data is to Be fetched.

while 6 bytes Queu provides a Special feature to this Broce - nor as piplining. By freferring the next 6 bytes of data & storing in the buffer.

EU Cérecution Unit)-6 this Unit suprostly purforms its took of execution the Cowent Instruction. the main feature of this of execution time, du 8086 Architecture is that the reduced execution time, du to prefetching of data while execution.

There for this to Acomplish tallowing Are main components of EU -6

(1) Control System.

(2) Cremod purpose Registers.
(3) Arithmatic & Logic Unit (ALU)
(4) Flogs Registers.
(5) Intunal Bus.

Registers Organization of 8086 - 8086 is a 16-Bit MPU, Hence Most of the Registers Involved the A-re of 16-Bit, But as fast en concerned outh Application data, can Be Used for 8 Bit data as well as 32 Bit data as well following Are main legisters Involved of

(1) General purpose figésters?

1- AX(16)— Azcumuator

2- BX(16)— Base Registers.

8- CX(16)— Court Registers.

4- DX(16)— Data Registers

DHB) & DL(8)

(2) Segment Registers ? · At Ang Instant 8086 works with only 65536 Locations PPPPPH ie GUK segment in total IMB locations. TFFFFH · CS is used to Hard uppers 16 Bits of the stating Address of segment from which the BIU is Currently fatching the code Byte. 7000011 5FFFFH 64K 35 50000H · the Stack segment to Hold uppers 16 Bits of 4489FH Starting address of Brogram Stack 64K CS · the DS Registes paints the Dota & igner Memory 348AOH where the data resides. ZFFFFH DS · the Es also referes to the signer, which is essentially anothers do to segment of memory 20000H

(a) Instruction Painters of where segments legisters Are used for storing the upper 16 Bits of starting address of the segment from which the BIU is fetching the convent code.

· feer the IP registers Holds the 16 Bit address or offset, of the reint Code Byte adition the Code Segment. · CS Registes points to Bose or start address of Coursent Code & IP referes to the distance from the Base Address to the Instruction -on Byte to Be fetched. Stack Pointer of Stock is a section of rumory set Aside to stock address & dota while a subprogram is executing · Stack segment registers is used to store the Septer 16 Bits of Starting Address of Program Stack. · the Sp Rigisters in Execution unit Halds the 16 Bit offset from startly the segment to the minory locations where recent Entry has been don't in Rtack Space. (· the memory location where a word was recently stored is called Top of Stock. flag Register & Overflow T-8010 ZUSO X | X | X | OF DF IF TF SF | DIS Direction + Out of these 9 Bits 6 Are status Bits/Flags. while 3 Are Control flag ie Direction flag, Trap Flag, Interruptenable -> Remaining there Are Pointes & Index Rigistes in Execution unit -> 16 Bit source Index Register 16 Bit Destination Index Registers Base Painton Regéstes (168it). · the legistus Are used for temporary storage of dota Just as genusal purpost Registes. their main use is to store the 16 Bet offset SI is used for extering offset of Dota segment (DS) DI is verd for storing affect of Extra segment (ES) The Index registers are specifically used for string thoripulations.

