

Ajay Kumar Garg Engineering College, Ghaziabad
Department of Electrical & Electronics Engg.
ST-2 Model Solution

Course: B.Tech
Session: 2017-18
Subject: Micro-Processor & its applications

Semester: V
Section: EN-1, EN-2
Sub. Code: NEE-504

SECTION-A

A. (1) Identify the contents of the Accumulator & flag status as the following instructions are executed.

MVI A, 7FH

ORA A

CPI A2

Soln:

Hence $A = 7FH = 0111\ 1111\ H$

Now making OR operation with the contents of Accumulator provides $A = 0111\ 1111\ H$ After second instruction.

In third instruction, Accumulator is to be compared with immediate value A2H i.e. $1010\ 0010\ H$ which is higher than 7FH i.e. $0111\ 1111\ H$.

Hence Accumulator contains $= 7FH$.
A flag affected is carry flag which is to be set by this comparison in PSW.
Hence $CF = 1$ $PF(overflow) = 0$, $AC = 0$, $Z = 0$

$S = 9$

(2) If the CS register contains the number 5ACEH & IP contains FA3CH, what will be the address of instruction.

Soln:

Physical Address = $10H$ segment value + IP value.


Hence $5ACE \times 10H + FA3CH = P.A.$

$5ACE0 + FA3C = P.A.$

Physical Address = $6A71CH$ Ans

(3) Draw the flag register of 8086 MPU.

Soln:



(4) Differentiate B/w PC & SP.

Ans: PC stands for Program Counter, which stores the address of next instruction to be fetched/Executed by processor (80-85), It is a 16 bit register.

While SP stands for Stack Pointer, which is also a 16 bit register & used for temporarily storing the current value of Program Counter, ^{IPSW} In case of Subroutine call/ Branching Instructions.

(5) What is Instruction Queue? & what happens if the Branch Instruction comes?

Ans: In 8086 processor's all do have special feature of Pipelining of Data, this Pipelining is made possible with this Queue, which is a type of stack But here in this case it is operating As first in first out (FIFO).

In 8086 Queue is of 6 Bytes length i.e. while executing the current instruction processor prefetches the next 6 Bytes of code.

But when Branching instruction is executing it is causing a change in sequence of execution of program, hence the prefetched data in Queue is to be Dumped at this

Instant.

DR. BHUPAL SINGH
HOD, EN

Checked By
(Name & Signature)

PRAJANT KESARWANI
(Name & Signature)

Section B

(B)

(6) Sixteen Bytes of Data are stored in memory locations at 0050H to 0050F, Transfer entire Block of Data to new Memory locations starting at 0070H.

Soln:

```
MOV SI, 0050H
MOV DI, 0070H
MOV CX, 10H
NEXT: MOV AL, [SI]
      MOV [DI], AL
      INC SI
      INC DI
      LOOP NEXT
      HLT
```

(7) Explain Various Addressing Modes of 8085 UP with suitable Examples.

Ans: Addressing Modes: Every instruction performs an operation on the specified data called operand.

Every instruction in particular requires an operand to be specified for that instruction to be executed.

this operand can be available in a general purpose Reg., in Accumulator or in a memory location. the way in which the operand is specified for an instruction is called addressing Mode.

Various addressing Modes in 8085 UP are:

1. Direct Addressing Mode
2. Register Addressing Mode.
3. Register Indirect Addressing Mode.
4. Immediate Addressing Mode.
5. Implicit Addressing Modes.

1. Direct Addressing Mode:- In this mode the address of operand (Data) is given in the instruction itself.
for example:-

STA 2400H — Store the content of Acc. to memory Location 2400H

IN 02 — Read Data from Port C, 02 is the address of the port C, of an I/O Port from where the data is to be read.

2. Register Addressing Mode:- In Register addressing Mode the operands are available in the general purpose registers.

for ex.:-

MOV A, B Move (Copy) Contents of B to Acc.
or ADD B Add Contents of B to Acc.

3. Register Indirect Addressing Mode:-

Here in this mode of addressing, the address of operand is specified by a register/register pair.

for example:-

LXI H, 2500H

Load HL Pair with 2500H

MOV A, M

Move Contents of Memory Location to Acc. whose Address is given in HL-Pair Reg.

4. Immediate Addressing:- In this mode the operands are specified within the instruction itself.

for ex.:-

MVI A, 05

MOV 05 in the Accumulator.

ADI 06

Add 06 to the Contents of Accumulator.

5. Implicit Addressing:- There are certain instructions which operate directly on the Contents of Accumulator. & do not require the address of the operands,

for examples:-

1. CMA — Complement the Contents of Acc.

2. RAR — Rotate Acc Right with Carry By one Bit

3. RAL — Rotate Contents of Acc Left By one Bit.

⑧ Explain the following Instructions - :

① MOV CS: Total [BP], AX - :

this instruction Copies AX to two memory locations, AL to first location, AH to second, effective address, EA is the sum of displacement represented by total & contents of BP.

Physical Address = EA + CS

② MOVSB - : MOV string Byte [or String Byte wise]

Syntax - : MOVSB Destination string Name, Source string Name.
this instruction Copies a Byte from a location in DS to a location in ES. for this the offset of destination must be contained in DI Register & offset source must be contained in SI Register.

③ XCHG - : syntax - : XCHG AX, 1600

this instruction exchanges the contents of destination (first) & source (second) operands, these operands could be two GPR¹⁶ or a register and a memory location, if a memory operand is referenced, the processor has a restriction for this instruction that segment registers can not be used with this instruction.

④ AAA - : (ASCII Adjustment After Addition)

this instruction converts the result of the addition of two valid unpacked BCD digits to a valid 2-digit BCD number & takes the AL register as its implicit operand.

The two operands of the addition must have its ^{lower} 4 bits contain a number in the range from 0-9, the AAA instruction then adjust AL so that, it contains a correct BCD digit, if the addition produces a carry (AF = 1), the AH register is incremented and the carry flag CF & Auxiliary carry flag AF are set to 1, if the addition does not produce a decimal carry, CF & AF are cleared to 0 & AH is not altered, in both cases the higher 4 bits of AL are cleared to '0'.

Ex:

MOV AH, 00 - Clear AH for MSD

MOV AL, 06 - BCD 6 in AL


ADD AL, 05 - Add BCD 5 in AL

AAA — AH = 1 & AL = 1 representing BCD 11.

- ⑤ OR BL, AL :-
It performs the logical OR operation b/w the contents of two registers BL & AL. Result of OR operation is stored in BL register (ie destination) register.

⑨ Explain all the Vectored Interrupts of 8085 MPU & provide their Vector Addresses.

Ans:- Interrupt structure of 8085 :- there are basically 5 Interrupts for 8085 MPU, each of the Interrupts are having a specified Address & Mask Bit except TRAP. the Interrupt structure of 8085 is as below:



(10) Explain the function of following pins of 8086 DIP.

Ans:- (i) S_3 & S_4 :- these are pin no 38 & 37 respectively in 8086 Pin Description. also these pin may carry Address Bits $A_{16}-A_{17}$ during $ALE=1$, But when $ALE=0$, then S_3 & S_4 indicates the segment being accessed during current bus cycle.

S_4	S_3	Function
0	0	Extra Segment
0	1	Stack Segment
1	0	Code Segment
1	1	Data Segment

(ii) M/\overline{IO} :- This pin is specified in minimum Mode & is 28th pin on 8086 DIP.

This pin indicates whether the address bus contains a memory address or an I/O Port Address. ie 1 for memory & 0 for I/O Port.

(iii) \overline{DEN} :- This is 26th pin on 8086 DIP. & is a minimum Mode operating pin. This \overline{DEN} ie Data Enable Bus is Active Low in nature & when there is 0 Available on this pin & Active -ates external data Bus Buffers.


(iv) \overline{TEST} :- This is 23rd pin on 8086 DIP, test pin is an I/O pin that is tested by the wait instruction. If the test pin is at logic 0 the wait instruction functions as NOP. If test pin is at logic 1, the wait instruction waits for test to become logic 0.

(v) \overline{LOCK} :- Lock output is 29th pin in Maximum Mode and is used for locking peripheral off system.

Section C

(14) List the sequence of events that occurs when 8085 MPU reads from memory & draw the timing of the memory Read cycle.

Ans:- for Explaining this Memory Read operation let us consider two machine codes - $00111110 (3EH)$ & $00110010 (32H)$ - Are stored in memory locations $2000H$ & $2001H$ respectively. Here the first machine code ($3EH$) represents opcode to load data byte in Accumulator & second code ($32H$) represents data byte to be loaded in Accumulator. The instruction is given as
 $MVI A, 32H$



8085 Timing for Execution of the Instruction $MVI A, 32H$

Sequence of events to take place during Memory Read:-

Here the instruction consists of two bytes; the first is opcode & second is the data byte, 8085 needs to read these bytes from memory & thus requires at least two machine cycles.

First machine cycle is opcode fetch & second machine cycle is memory read, here 7 T-states will be involved & sequence of events taking place is as follows:-

1. The first machine cycle M_1 (OpCode fetch) is identical in bus timing with machine cycle for transferring the data byte from memory to MPU.

IN M1 Cycle -

(04)

At T1 - The processor identifies that it is an opcode fetch cycle by placing 011 on status signal ($I/O/\overline{M} = 0, S_1 = 1, S_0 = 1$). It places the memory address (2000H) from program counter to the Address Bus. Here 20H on ~~A15-A8~~ ^{A15-A8} & 00H on AD₇-AD₀ & increments the PC to 2001H, for pointing on to next instr. Here with as ALE signal goes ~~high~~ ^{high} (ie ALE=1) during T₁, hence Address (lower) is latched from bus (AD₇-AD₀).

At T2 - 8085 asserts the \overline{RD} control signal which enables the memory O/P Buffer & memory places data byte 3EH from location 2000H onto the data bus. Then 8085 places the opcode in the instruction register & disables \overline{RD} signal, here the fetch (opcode) is completed in stat T₃.

At T4 - during T₄ the 8085 decodes the opcode & finds out that a second byte needs to be read yet. after T₃ state, the contents of the bus A₁₅-A₈ are unknown & data bus AD₇-AD₀ goes into high-impedance state.

IN M2 - ^(At T₁) After completing the opcode fetch 8085 places the address 2001H on the address bus & increments the program counter to next address 2002H, the second M1C cycle M₂ is identified as memory read cycle (ie. $I/O/\overline{M} = 0, S_1 = 1, S_0 = 0$) & ALE is asserted at T₂, the \overline{RD} signal becomes active & enables the chip (memory).

At T₂ - At rising edge of T₂, the 8085 activates the data bus as on I/P bus, memory places the data byte 32H on the data bus & 8085 reads & stores the byte in accumulator during T₃.

The execution times of memory read M1C & instruction cycle can be calculated, if the frequency (CLOCK) is given.

Q.12:- Draw the Architecture of 8086 MPU & Explain its Register Organization.

Ans:- Basically Architecture of 8086 is subdivided into two main units called BIU (Bus Interface Unit) & EU (Execution Unit).

Let's understand each one separately.

BIU (Bus Interface Unit) :-

Bus Interface Unit specifically deals with memory & I/O ports i.e. from where the processor is fetching the data.

As shown in figure BIU is comprising of an Arithmetic Unit, Interfacing Bus, 6 Bytes Queue & some segment registers like CS (Code Segment), DS (Data Segment), ES (Extra Segment), SS (Stack Segment) & IP (Instruction Pointer).

Since 8086 is a 16-bit processor the data bus is of 16-bit word length & address bus is of 20-bits. Hence it can access upto $2^{20} = 1\text{MB}$ physical memory locations.

Here this Arithmetic Unit is to calculate the physical address of the location from where the data is to be fetched.

While 6 Bytes Queue provides a special feature to this processor as pipelining. By prefetching the next 6 bytes of data & storing in the buffer.

EU (Execution Unit) :- this unit separately performs its task

of executing the current instruction. the main feature of this 8086 architecture is that the reduced execution time, due to prefetching of data while execution.

Hence for this to accomplish following are main components of EU :-

(1) Control System.

- (2) General purpose Registers
- (3) Arithmetic & Logic Unit (ALU)
- (4) Flags Register.
- (5) Internal Bus.

Registers Organization of 8086:- 8086 is a 16-Bit MPU, hence most of the Registers involved here are of 16-Bit, But as far as concerned with Application data, can be used for 8 Bit data as well as 32 Bit data as well.


following are main registers involved:-

(1) General purpose Registers:-

1 - AX(16) - Accumulator	↔	AH (8) & AL (8)
2 - BX(16) - Base Register	↔	BH (8) & BL (8)
3 - CX(16) - Count Register	↔	CH (8) & CL (8)
4 - DX(16) - Data Register	→	DH (8) & DL (8)

(2) Segment Registers:-

- At Any instant 8086 works with only 65536 Locations i.e. 64K segment in total 1MB locations.
- CS is used to Hold upper 16 Bits of the starting Address of segment from which the BIU is currently fetching the code byte.
- The stack segment to Hold upper 16 Bits of starting address of Program stack
- The DS Register points the Data segment memory where the data resides.
- The ES also refers to the segment, which is essentially another data segment of memory.




(a) Instruction Pointer:- where segment registers are used for storing the upper 16 Bits of starting address of the segment from which the BIU is fetching the current code.

- Here the IP register holds the 16 Bit address or offset, of the next Code byte within the Code Segment.
- CS Register points to Base or start address of Current Code & IP refers to the distance from the Base Address to the instruction byte to be fetched.

Stack Pointer -> Stack is a section of memory set aside to store addresses & data while a subprogram is executing.

- Stack segment register is used to store the upper 16 Bits of Starting Address of Program stack.
- The SP Register in Execution unit holds the 16 Bit offset from start of the segment to the memory location, where recent entry has been done in stack space.
- the memory location where a word was recently stored is called Top of stack.



Out of these 9 Bits 6 Are status Bits/flags, while 3 Are Control flag i.e. Direction flag, Trap flag, Interrupt enable.

⇒ Remaining there Are Pointers & Index Registers in Execution unit

- 16 Bit source Index Register
- 16 Bit Destination Index Register
- Base Pointer Register (16 Bit).

- these registers are used for temporary storage of data just as general purpose registers.
- their main use is to store the 16 Bit offset
- SI is used for storing offset of Data Segment (DS)
- DI is used for storing offset of Extra Segment (ES)
- The Index registers are specifically used for string manipulations.

JUNE 2013

WK	M	T	W	T	F	S	S
22	3	4	5	6	7	8	9
23	10	11	12	13	14	15	16
24	17	18	19	20	21	22	23
25	24	25	26	27	28	29	30

Block Diagram for 8086

MAY 2013
TUESDAY
14
14.05.2013
WEEK 20
DAY 134-231

