# Ajay Kumar Garg Engineering College, Ghaziabad

## Department of ECE

#### ST-2 Model Solution

Course:

B.Tech

Session:

2017-18

Subject:

Microprocessors

Max Marks: 50

Semester: V

Section: EC-1,2,3, EI-K

Sub. Code: NEC-503

Time:

2 hour

### SECTION-A

Generate Machine code for following instruction assuming the opcode for MOV as 100010 - MOV AL, [SI+05]

Ams.

01000 0 0 0 0 0 1 0 Mod RegAL 8 bit displacement [05]

What is the function of 8086 instruction queue ? How does it speed up the processing?

Am To speed who the program execution, the BIU (Bus Interface Unit) fortches six instruction bytes ahead of time from the memory. These projetched instruction bytes are held for the execution unit in a group of registers called

Instruction Queue.

with the help of this quoue, it is possible to fetch next instruction when current instruction is in queue. execution. The BILI continues this process as long as the queue is not full. Due to this, execution whit gets

3. State the functions of control flags of 8086.

Ans. Three flags are control flags - They are used to control certain operations of the processor.

TRAP FLAG (TG) - To sun a program one instruction at a time & see the contants of used registers & memory rainthes after execution of every instruction.

This is called Single stepping through a program.

If set, a trap (ie. interrupt service routine) is executed after execution of each instruction, which displays various registers & memory variables, contents on the display after execution of each instruction.

Programmer can easily trace & correct errors in the program.

INTERRUPT FLAG (IF) - It is used to allow pholibil—
the internuption of a purgram. If set, a costain type
of interrupt (a maskable interrupt) can be recognized by
8086, otherwise these interrupts are ignored.

SIRECTION FLAG (DF) - It is used with string instructions

If DF = 0, string is processed from its beginning with

the first element having the lowest address. Otherwise, string is processed from high address towards the low address.

Ans. TEST - This signal is used only by WAIT instruction.

8086 enters into wait state after execution of WAIT instruction until a low signal on TEST piw. TEST signal is synchronized internally during each clock oycle on the leading edge of clock Cycle.

Lock - This signal indicates that an instruction with a Lock prefix is being executed and the bus is not to be used by another phocesser.

5. What are the functions of following Assemblese directives? Explain with examples -

a) EXTRN

6) DT.

EXTRN - This is used to tell the assembler that the names or botels following the directive are in some other assembly module. It we want to call a procedure while is in a program module assembled at a different time from that which contains CALL inst, you must tell the assembler that producture is external. The assembler will then put information in the object code file bothat the linker can connect the two modules together.

4 EXTRN DIVISOR: WORD

DT — Define Ten Bytes.

This assembler directive tells the assembler to define a variable which is 10 bytes in length or to Heserve 10 bytes of storage in memory.

19 RESULTS DT 20H DUP(0)
Array of 20H blocks of 10 byles each & mitalize
all 320 byles to 00.

# SECTION-13

6. What is the need of memory segmentation in 8086? How the 20 bit effective address is calculated - Explain with example.

Ane Physical address of 8086 is 20 bits wide to access.

I Mibyte memory locations. However its registers & memory locations which contains logical address are just 16 bits wide . Hence 8086 uses memory segmentation. It treats I Mibyte of memory as divided into segments.

Naximum size of segment is 64 Kibytes.

Thus any location within the segment can be accessed using 16 bits.

Segment registers are indicated in Segment.

Segment registers are used to hoth the upper 16 bits of starting addresses of the four segments of memory, on which 8086 works, at a particular time. Starting address is also known as Base Address or segment Base.

for eg - of Eade segment registers contains.

348AH g then code segment will startat address 348AOH

The complete physical address (20 bits long) is generated using segment & offset registins, each 16 bit long. for generating a physical address. Conferts of segment register are shifted test lithwise four times & to this result, confort of an physical Address.

Segment Address = 1005H

iffset address = 5855H

physical Address is calkculated as—

1005H shipted by 4 bit positions

> 0001 0000 0000 0101 0000

Then offset > 0101 0101 0101

address added


0001 0101 0101 1010 0101

> 155AST H > 20 bit

physical Adds

J. Draw & explain the totale write Cycle Himing diagram of 8086. miveoprocessor in minimum mode.

An



1 When processor is ready to initial the bus cycle, it applies a pulse to ALE during Ti. Before the falling edge of ALE, the address & BHE, M/IO, DEN and DT/R nust be stable. DEN = high > DT/R = I

2. During T2, the address signals are disabled D S3-S7 are available on ADIG/S3-ADIG/S6 D BHE/S7. Also DEN is lowered to enable transcal

3. For an output operation, processor applies we = 0, and then the data on the data bus during T2. 4. In T4, WR is raised high a data signals are

S. DEN is raised during Ty to disable the transcriver Also MITO is set according to the next transfer at this time or during next Ti state. Thus, length of buo cycle is 4 clock Caydes.

Explain the difference between SHORT JUMP, NEAR JUMP and FAR JUMP.

Ans. JUMP instructions are under control Transfer Group. This group of instructions will always cause 8086 to Jetch its next instructions from location specified by instructions.

SHORT JUMP - This is two byte instruction that allows Jumps or prandres to memory locations too tiems. +127 and -128 bythe from address following the jump.

NEAR JUMP - Branch or jump within ± 32 kByle or anywhere in Cornent Code segment. The segments are cyclic in nature, ie one location above offset address FFFFH is 0000H.

FAR JUMP - Allows a jump to any memory location within real memory system.

SHORT JUMP & NEAR JUMP are intrasegment jumps. FAR JUMP is intersegment jump

9. Write a program in assembly language wing 8086 to convert a BCD number botto a binary number.

AND. ASSUME CS: CODE DS: DATA

DATA SEGMENT

OPERI DIS 894

RESULT DB OI DUP (?)

BATA ENDS

CODE SEGMENT

MOV AX , 1000H

MOV DSSAX

MOV BX, OFFSET OPERI

MOV BH, [BX]

MOV BL, [BX]

AND BHO FO

ROR BH SOH

MOV AL , OA

MUL BH

AND BL, OF

ADD AL, BL

MOV DXSAL

MOV AH, 4CH

INT 21H

CODE ENDS

END START

1

10. Differentiali between DOS A BLOS interrupts. Describe any live function calls of INT 214 with usage of registers or feeturns.

Ans

Comparison blo DOS NBIOS interrupts \_\_\_

Dos Blos

- 1) DOS is loaded from the bootable disk.
- 2) DOS programs offer higher level services; allowing more flexibility, portability & hardware Independence.
- 3) DOS has a billy to boad & execute prugames directly.
- 4) Dos can store data on disks organized as logical files.
- S) Dos has a command interpreter to allow us to copy tiles, print files a delete files.

- 1) BIOS is located in 8 kbyte ROM.
- 2) Brog trams within ROM-BIOS
  prioride the most-direct,
  lowest level interaction
  with devices in the
  System.
- 3) Rony-Blos does not have ability to load & execution programs directly.
- 4) ROM-Bios Cannot Store data on disks organized as logical files.
- S) ROM Bios has no Command - interpreter to allow us to copy files, print files & delete files

(1) INT 214 function OIH

(character input with echo) - reads a character from Standard input Device & chos it to standard output Device of ho character is ready, waits until one is available.

Calling parameter -> AH = 01H Returns AL = 8 bit input data

19 Char db = 0

mov ah, oth

int 21h // transfer to MS DOS

mov char, al

(2) INT 21H (character Outpil) function O2H

Output device.

Calling parameter AH = 02H DL = 8 bit data for output.

Returns Nothing.

Mor ah, 2 nor dl, 'x' int 21h. // transfer to MSDOS. Address (A) in the purport samples for a problem

The state of the s

The second of th

The second of th

a) Sincet Addressing rode - 10 cd

The first of the f

Compation Administrative places in the second of the secon

- C) Base-plus-index Addressing Smilar to indirect addressing. This uses one Base registing (BF or BX) and one index registin (DI or SI) to indirectly access memory.

  4 MOV CX, [RX+DI]
- Register Relative Addressing Similar to base-plusindex addressing mode. Data in the segment of
  memory are addressed by adding the displacement
  to the contents of a base or an index register,

  MOV CX, [BX + 0003H]
- E) Base Relative plus Index Addressing Similar to base plus Index addressing but it adds a displacement, & besides using a base register and an index register to generate a physical address of the memory.
- 12. Draw the register organization of 8086 and explain typical application of each register. Also list out the signals of 8086 which have different meaning in minimum and maximum modes.

8086 has powerful set of registres. Ilincludes -1. General purpose registus 2. Segment Registus 3. Pointers -4. Index registus 5. flag registre. SP AH AL BP >5 BH BX BL SI CH ES CL DI DX DH DL SS IP General Florg Segment Pointers registus purpose registres registres Index registeres General turpose legistus - 4 general purpose neg-AX, BX, CX, DX. Each can be split into two 8 bit registres. These negretres are used for Storing offset address for some particular addressing. AX is used as accumulator. BX is used for storing offset for generating

physical addressingers in case of certain addressing modes of CX is used as default counter. DX is concatenated with AX to form 32 bit register for MUL & DIV operations

Segment Registers for Selection of four segment, 16 bit registers are provided by BILL of 8086. four segment registers are Code segment (CS) register, Data segment (DS) register, Stack segment (SS) registers, Extra (ES) registers. There are used to hold the upper 16 bils of the starting adtresses of the four segments of memory, on which 8086 works at a particular time.

Pointers & Index register — To get 20 bit physical address one or more pointer or index registus are associated with each other segment registur. Pointer registurs — Instruction pointer (IP), Base pointer (BP), Stack pointer (SP) are associated with Code, Data & Stack segments. They contain offset within the code, data & stack segments respectively.

Index registres (DI D SI) - Destination Index 2 Source Index registres are general purpose as well as for offset storage.

flag Registre — It is a flip flop which indicates some condition produced by the execution of an instruction or controls

Certain operation of Execution Unit.
Flag register contains nine active flags.

Undefined

Auxiliary Parity Carony

Zeno flag

Single Trap

Interrupt Enable

overflow

Signals having different meaning in minimum and maximum modes.

Signals for Minimum Mode (pin 24 to 31)

INTA (Intersupt acknowledge)

ALE (Address Latel enable)

DEN (Date Enable)

DI/R (Data Transmit/Receive)

M/IO (Memory / Input Output)

WR (Write Output)

HOLD

HLDA (HOLD Acknowledge)

Signals for Maximum Mode (pin 24 to 31)

QS 1 2 QS6 (Queue Status)

S2, 51, 50 (output Halus signals)

LOCK

RQ/GTI and RQ/GTO (Request / Grant)