

Ajay Kumar Garg Engineering College, Ghaziabad

Department of CSE

Model Solution- ODD Semester (2017-18)

Sessional Test -2


Subject Code : NCS-505

Subject Name : Computer Architecture

Names of Faculty Teaching
with Signature

1. Deepika varshney 
2. Indrajeet Kaur
3.

Name and Signature of Hod:



Prof. Mamta Bhusry

Section - A


Q1 → What are Memory Reference instruction. How many bits are required for mode, opcode, and address in Memory Reference instruction.

Ans1 In Basic computer has three instruction code format one of them is Memory Reference instructions.

A memory Reference instruction use 12 bit to specify an address and one bit to specify the addressing mode. 3 Bit to specify opcode:



Q2 Draw the flowchart of Instruction cycle



Q3 → Explain Dirty / Modified Bit concept. How this concept is used in write Back cache.

Sol For write operation, the system proceed in two ways. In the first technique called write through protocol, the cache location and the main memory location are updated simultaneously. The second technique is to update only the cache location and mark it updated with an associated flag bit often called as Dirty / Modified bit.

The main memory location updated later, when the block containing this marked word is to be removed from cache to make room for a new block.

This technique is called write Back / copy Back protocol


Q4 Describe the steps of execution of complete instruction of operation Add(R₃), R₁.

	Action
1	PCout, MARin, Read, Select 4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDRout, IRin
4	R ₃ out, MARin, Read
5	R ₁ out, Yin, WMFC
6	MDRout, Select Y, Add, Zin
7	Zout, R ₁ in, End.

Q5- A computer has 256 KByte, 4 way Set associative Write Back Data cache with Block size of 32 bytes. The Processer send 32 bit address to the cache controller. Each tag directory Entry contain, in addition to address tag 2 bit, 1 Modified bit, 1 Replacement bit, find the number of bit in the tag field of an address?

Sol A computer have 256 KByte cache 4 way Set associative.

Block Size = 32 Byte



$$\text{Total number of Blocks} = \frac{256 \text{ KByte}}{32 \text{ Byte}}$$

$$= \frac{2^8 \times 2^{10}}{2^5} = 2^{13}$$

$$\text{Total number of set} = \frac{2^{13}}{2^2} = 2^{11}$$


$$\text{Total number of tag bits} = 32 - (11 + 5) = 16 \text{ Bit.}$$

Section - B

Q6 → Describe Hardwired Control unit with Block diagram.

Solution To Execute an instruction, the processor must have some mean of generating the control signals needed in proper sequence. The computer designer have a wide variety of technique to solve this problem.

The approach used fall in one of two categories are hardwired control and Microprogrammed control



Hardwired control organization

Each Step in this sequence is completed in one clock Period.

A counter used may used to keep track a control Step.

Each state or count of this counter corresponds to one control step.

The required control signals are determined by the following information


- Content of the control step counter.
- Content of the Instruction Register.
- Content of condition code flag.
- External input signals, such as MFC or interrupt request.

The output of instruction decoder consist of separate line for each machine instruction. for any instruction loaded in IR, one of the output line INS_i through INS_n is set to 1 and all other line are set to 0.

An example how the encoder generate the control signal

$$Z_{in} = T_1 + T_6 \cdot \text{Add} + T_4 \cdot \text{BR}$$

The signal generated is asserted during time slot T_1 , for all instruction, during T_6 for an Add instruction, during T_4 for an unconditional Branch instruction and so on.



⑦ Consider 4way set associative cache with total 16 cache Block. The main memory consist of 256 Block and the request of Memory Block is in the following order 0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155, which of the memory Block will not be in cache if LRU Replacement policy is used.

⑧ 4way set associative cache with total of 16 cache Block.

Total number of set are 4.

0	0 48	4 32	8	216 92
1	1	133	73	
2				
3	255 155	3	159	63

The Every memory Block request has been Putted to Respective Cache location by taking mod with 4 for Every memory Block request. After Applying LRU Replacement Policy, the blocks that are not in cache are given Below. 0, 4, 216, 255

- | | | |
|------------------|------------------|---------------------------------|
| ① $0 \% 4 = 0$ | ⑤ $3 \% 4 = 3$ | ⑩ $129 \% 4 = 1$ |
| ② $255 \% 4 = 3$ | ⑥ $8 \% 4 = 0$ | ⑪ $63 \% 4 = 3$ |
| ③ $1 \% 4 = 1$ | ⑦ $133 \% 4 = 1$ | ⑫ $8 \% 4 = 0$ (hit) |
| ④ $4 \% 4 = 0$ | ⑧ $159 \% 4 = 3$ | ⑬ $48 \% 4 = 0$ (Full Replaced) |
| | ⑨ $216 \% 4 = 0$ | ⑭ $32 \% 4 = 0$ |
| | | ⑮ $73 \% 4 = 1$ |
| | | ⑯ $92 \% 4 = 0$ |
| | | ⑰ $155 \% 4 = 3$ |
- Policy here from zero

Q8 A Computer use RAM chip of 1024×1 capacity

① How many chips are needed to provide the memory capacity of 16KB? Explain in word how the chips are to be connected to the address Bus?


② How many chip are needed and how should their address line be connected to provide a memory capacity of 1024×8 ?

Sol → 1024×1 capacity RAM

$$\text{Total number of chips needed} = \frac{16 \text{ KB}}{1024 \times 1}$$

$$= \frac{2^4 \times 2^{10} \times 8}{1024 \times 1} = \frac{2^{14} \times 8}{2^{10} \times 1} = 2^4 \times 8 = 128 \text{ chips}$$

10 lines specify the chip address (1024×1) and 4 lines are decoded into 16 chip select input



⑪ 1024×8

$$\frac{1024 \times 8}{1024 \times 1} = 8 \text{ chips are required.}$$

The 8 chips are needed with address line connected in parallel.

Q9 The Access time of a cache memory is 100 ns and that of main memory 1000 ns . It is estimated that 80 percent of memory request is for Read and Remaining 20 percent for write. The hit ratio for read access only is 0.9.

A write through Procedure is used

- ① What is the average Access time of the system considering only memory read cycle.
- ② What is the average Access time of the system for read and write request.
- (iii) What is the hit ratio taking into consideration the write request/cycle.

Solution (i) The Average Access time for read request \rightarrow
 $\Rightarrow 0.9 \times 100 + 0.1 \times (100 \text{ ns} + 1000 \text{ ns})$
 $\Rightarrow 200 \text{ ns}.$

(ii) The Average Access time for read and write request.
 $\Rightarrow 0.2 \times 1000 \text{ ns} + 0.8 \times 200 \text{ ns} = 200 + 160$
 $= 360 \text{ ns}$

⑩ To take into consideration write cycles means that given overall hit ratio.

To take into consideration write cycles means that we should discard write requests from the given overall hit ratio.

So we have hit-ratio-read = read request - percentage

$$\times \text{hit ratio} = 0.8 \times 0.9 = 0.72.$$

Q10 Briefly define the following term-

- (i) Microoperations (ii) Micro-Instruction (iii) Microprogram (iv) Microcode
(v) Control Memory.

① Microoperation → A Elementary digital computer operation are detailed low level instruction used in some design to implement complex Machine Instruction.

② Microinstruction - Microinstruction are the instruction stored in control memory.

A microinstruction is simple command that make the hardware operate properly.

③ Microprogram → Sequence of microinstruction (set of microinstruction in a CPU, used to implement Machine-Instruction)

④ Microcode - A Microcode is a layer of hardware level instructions. the collective Microprogram in a CPU used to run machine instruction

⑤ Control Memory - Control memory is assumed to be a ROM, within which all control information is permanently stored.


Section C

Q1) What is Microprogram Sequencer. Explain in Details with diagram.

So! The Basic concept of microprogramm control unit are the control Memory and the circuit that select the next address. the address selection part is Micro-programmer sequencer.

The purpose of microprogram sequencer is to present an address to the control Memory, so that microinstruction may be read and executed.

The next address logic of the sequencer determine the specific address source to be loaded into the Control address Register. the Block diagram shown below.



Microprogram Sequencer Block Diagram

Microprogram Sequences Block diagram shown above - Let's discuss its working.

These are two Mux in detail

1st Mux Select an address from one of the four source and route it into a control address register

The second Mux test the value of selected Status Bit and result of test is applied to an input Register / logic ckt.

The output from CAR provide the address from control Memory.

The content of CAR is incremented and applied to one of the Multiplexer input and to the Subroutine Register (SPR)

The other three input to Mux1 come from Address field of the present Microinstruction, from the output of SPR, and from external source that MAP the instruction.

The CD (condition) field of the Microinstruction select one of the Status Bit in the second Multiplexer.

If the Bit Selected is equal to 1. the test (T) variable is equal to 1, otherwise equal to Zero.

The T Value together with in the two Bit from BR (Branch) field go to an input logic ckt. The input logic in a particular sequence will determine the type of operation are available in the unit.

Design of Input logic

The input logic ~~ckt~~ has three input I_0, I_1, T and three output S_0, S_1 and T . Variable S_0 and S_1 select one of the source address for CAR. Variable T enable the load input in SBR.

The Binary Value of the two selection variable determine the path in the Multiplexers.

For example with $S_1 S_0 = 10$, the multiplexer input number 2 is selected and establish a transfer path from SBR to CAR. Note that each of the four input as well as the output of MUX 1 contain Bit address. The truth table for the input logic ~~ckt~~ input I_1 and I_0 are identical to the bit value in the BR field.

~~to be 4 bit~~

BR field	Input I_1, I_0, T	MUX 1	Load SBR
00	0 0 0	0 0	0
00	0 0 1	0 1	0
01	0 1 0	1 0	0
01	0 1 1	1 1	1
10	1 0 x	1 0	0
11	1 0 x	1 1	0

Truth
table

$$S_1 = I_1$$


$$S_0 = I_1 I_0 +$$

$$I_1' T$$

$$T = I_1' I_0 T$$

Condition field

The field consist of two Bit which are Encoded to Specify four status Bit condition are listed, The first condition is always a 1, so that Reference to $CD = 00$ (a symbol 0)



Condition Bits

CD	Condition	Symbol	Comment
00	Always 1	U	Unconditional Branch
01	DR (15)	I	Indirect Address
10	AC (15)	S	Sign bit of AC
11	(AC = 0)	Z	Zero value in AC.

Branch Bits

BR	Symbol	function
00	jmp	$CAR \leftarrow AD$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD, SBR \leftarrow CAR + 1$ if condition = 1
10	RET	$CAR \leftarrow SBR$ if condition = 1
11	MAP	

Q12 Explain different kind of cache mapping with example? what is the limitation of direct mapped cache.

Ans there are three different type of cache mapping namely.

- Associative mapping
- Direct mapping
- Set Associative mapping

Cache mapping → First we will discuss about what is we mean by Cache Mapping. Cache Mapping is technique through which we can map a main memory block into a cache memory. As we know cache memory is of small size, very limited number of block can be reside in cache, so we need to place a block in cache in order to enhance hit ratio, and Access time. There are three type of mapping

① Associative Mapping → Associative mapping is costly but a fast mapping technique. A CPU address of 15 Bit is placed to the argument Register and associative Memory is searched for matching Address.

↓ CPU address (15 Bit)


Argument Register

Address	Data
0100	3450
0277	6710
2345	1234

Tag	Word
-----	------

If the address is found, the corresponding 12 Bit data is read and sent to the CPU. If no match occurs, the main memory is accessed for word. The address - data pair is then transferred to associative Cache memory. Cache is full an address - data pair must be displaced to make room for a pair that is needed and not presently in the Cache. The decision as to what pair is replaced, is determined from the replacement algorithm that designers choose for the cache.

② Direct Mapped Cache -



Direct Mapping technique Representation

Associative Memory are Expensive compared to Random Access memories B/c of added logic associated with each cell.

The CPU address of 15 Bit is divided into two fields. The nine least significant Bit constitute the index and remaining six from tag field.

The figure shows main memory needs an address that includes both tag and the index bit. The number of bits in the index field is equal to the number of address bit required to access cache memory.

The general 2^k word in cache memory and 2^n word in main memory. The n bit memory address is divided into two fields k bit for the index field and $n-k$ bit for the tag field, n bit to access main memory.

Each word in cache consists of the data word and its associated tag.

When a new word is first brought into the cache the tag bits are stored along side the data bit, when the CPU generates memory request the index field is used for the address to access the cache.

The tag field of the CPU address is compared with the tag in word read from the cache.

If two tags match there is a hit and desired data word is in the cache.

If there is no match there is a miss and the required word is read from main memory.

The Disadvantage of Direct-Mapped Cache

The direct mapped is that the hit ratio can drop ~~improved~~ considerably, if two or more words whose address have the same index, but different tag are accessed repeatedly.

③ Set Associative Cache Memory

The third type of cache memory is set-associative mapping, is an improvement over Direct organization, in that each word of cache can store two or more word of memory under the same index address.

Each data word is stored together with its tag and number of tag data item in one word of cache is said to form a set.

An example of Set associative cache organization of size two shown below

	Tag	Data		Tag	Data
000	01			02	5670
777	02	6710		00	2340

More than two tag can reside on the same index

X