

# Ajay Kumar Garg Engineering College, Ghaziabad

## Department of ECE

### Model Solution ST-2

Course: B.Tech  
Session: 2017-18  
Subject: VLSI Design  
Max Marks: 50

Semester: VII  
Section: EC-1, EC-2, EC-3  
Sub. Code: NEC-703  
Time: 2 hour

### Section A

Ques-1: What is ratioed logic and ratioless logic.

Ans: In ratioed logic  $V_{OL}$  and  $V_{OH}$  depends on the ratio of the ratio of the transistor or resistor in the chain and in the load like resistive load inverter.

In ratioless logic  $V_{OL}$  and  $V_{OH}$  don't depend on the transistor ratio like CMOS inverter.

Ques-2: Define logical effort.

Ans: Logical effort is the ratio of the input capacitance of a gate to the input capacitance of inverter. It is defined as denoted as  $g$ . Or it is defined as the measurement of relative ability of gate to deliver current.

$$g = \frac{C_{in}(\text{gate})}{C_{in}(\text{inv})}$$

Logical effort ( $g$ ) of inverter 1

Ques-3: What is parasitic delay.

Ans: Parasitic delay represents delay of gate driving no load. It is set by internal parasitic capacitance. It is denoted by  $P$ .

$P_{\text{for inverter}} = 1$  (It also depends on no. of inputs of gate)

Ques-4 What is EDP and how it is better than PDP.

Ans EDP - Energy delay product ; PDP - Power delay product.

PDP =  $P_{avg} t_p$  and  $P_{avg} = C V_{DD}^2 f$

$t_p = \frac{1}{2f}$   $\therefore PDP = C V_{DD}^2 / f \cdot \frac{1}{2f} = \frac{C V_{DD}^2}{2}$


En EDP = PDP  $\times t_p$

=  $\frac{C^2 \cdot V_{DD}^3}{2 K_2 (V_{DD} - V_T)}$

$\therefore$  In PDP, out of C or  $V_{DD}$  we can handle only one parameter.

Ques-5. Calculate the delay of following circuit using Elmore delay model.

Ans.



→ ON transistors look like resistors

→ Pullup or pull down network modelled as RC ladder


→ Elmore delay of RC ladder

$$t_{pd} = \sum_{\text{node } i} R_{i-\text{to-source}} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2$$

Ques-6 Derive the expression for voltage across pass transistor for transmission of logic '0' and logic '1'.

Ans: Logic '1' Transfer:



when  $clk=1$  and  $V_{in}=1$   $V_x$  node will be charged up to logic 1.

MP only provides the current path to the intermediate capacitive node (soft mode). when clock become

inactive the MP ceases to conduct and the charge stored in the parasitic capacitance  $C_x$  continues to determine the O/P level of the inverter.

Assume that  $V_x=0$  at  $t=0$ .

$V_{in} = V_{OH} = V_{DD}$  is applied. Now the gate signal at the gate of MP goes from 0 to  $V_{DD}$  at  $t=0$ . MP starts to conduct and operates in saturation mode throughout this cycle.

Since  $V_{DS} = V_{GS}$

$V_{DS} > V_{GS} - V_t$  - The MP operates in saturation region starts to charge up the capacitance.

$$\text{So } C \frac{dV_x}{dt} = \frac{K_n}{2} (V_{GS} - V_x - V_{T,n})^2$$

$$\frac{C dV_x}{dt} = \frac{K_n}{2} (V_{DD} - V_x - V_{T,n})^2$$


$$\int_0^t dt = \frac{2C_x}{K_n} \int_0^{V_x} \frac{1}{(V_{DD} - V_x - V_{T,n})} \cdot dV_x = \frac{2C_x}{K_n} \left( \frac{1}{V_{DD} - V_x - V_{T,n}} \right) \Big|_0^{V_x}$$

$$t = \frac{2C_x}{K_n} \left[ \left( \frac{1}{V_{DD} - V_x - V_{T,n}} \right) - \frac{1}{V_{DD} - V_{T,n}} \right]$$



The eq<sup>n</sup> can be solved for  $V_x(t)$

$$V_x(t) = (V_{DD} - V_{T,n}) \frac{K_n \left( \frac{V_{DD} - V_{T,n}}{2C_x} \right) t}{1 + \left( \frac{K_n (V_{DD} - V_{T,n})}{2C_x} \right) t}$$



The MP will be turned off when  $V_x = V_{max}$ . Since at this point  $V_{GS} = V_{T,n}$ , the voltage at node x can never attain the full power supply voltage level of  $V_{DD}$  during the logic '1' transfer.

Logic '0' Transfer: Assume that the soft node voltage  $V_x = 1$  level initially. i.e.  $V_x(t=0) = V_{max} = V_{DD} - V_{T,n}$ .

When logic '0' is applied to the i/p terminal which corresponds to  $V_{in} = 0V$  (when a logic 0) at clock  $\downarrow$  0 to  $V_{DD}$  at  $t=0$ . The pass transistor starts to conduct when clock becomes active, and it will operate in linear mode.

$$-C_x \frac{dV_x}{dt} = \frac{K_n}{2} (2(V_{DD} - V_{T,n}) V_x - V_x^2)$$

$$dt = -\frac{2C_x}{K_n} \left( \frac{dV_x}{2(V_{DD} - V_{T,n}) V_x - V_x^2} \right)$$

Note that the source voltage of the nmos pass transistor is equal to 0V during this event. Hence there is no substrate bias effect for MP. But the initial condition  $V_x(t=0) = (V_{DD} - V_{T,n})$  contains the threshold voltage with substrate effect because voltage  $V_x$  is set during the preceding logic 1 transfer event.

$$dt = -\frac{2C_{ox}}{K_n} \cdot \frac{dV_x}{2(V_{DD}-V_{Tn})V_x - V_x^2}$$


$$= -\frac{2C_{ox}}{K_n} \frac{dV_x}{[2(V_{DD}-V_{Tn})-V_x] \cdot V_x}$$

$$= \frac{A}{2(V_{DD}-V_{Tn})-V_x} + \frac{B}{V_x}$$

$$1 = A V_x + B [2(V_{DD}-V_{Tn})-V_x]$$


Solving this equation ; we will have

$$= \frac{C_{ox}}{K_n (V_{DD}-V_{Tn})} \left[ \ln \left( \frac{2V_{DD}-V_{Tn}-V_x}{V_x} \right) \right] \Big|_{V_{DD}-V_{Tn}}^{V_x}$$




Que-4 Explain the working of enhancement load dynamic shift register.

Ans



Enhancement Type Dynamic Shift register  
(Ratived logic)



Ratived Logic with different clocking schemes



In dynamic shift register two phase clocking system is used when  $\phi_1$  is active.  $M_1$  and first inverter is activated.

If the o/p across  $C_{out1}=1$  at the end of  $\phi_1$  phase, this voltage is transferred to  $C_{in2}$  via charge sharing over the pass transistor during  $\phi_2=1$ .

Logic high level at the o/p node is subjected to inrush voltage drop i.e. one  $V_t$  lower than  $V_{DD}$ . To correctly transfer the logic high level after charge sharing, the ratio of the  $C_{out1}/C_{in}$  should be kept large enough during circuit design.

If o/p  $C_{out1}=0$  at the end of  $\phi_1$ , the  $C_{out1}$  will be completely discharged to voltage of  $V_{OL}=0V$  when  $\phi_1$  is turned on. Since the valid logic low level of  $V_{OL}=0V$  can be achieved regardless of the driver to load ratio, the ckt arrangement is called Ratioless dynamic logic.

During  $\phi_1=1$   $V_{in}$  is transferred to  $C_{in1}$ . And valid  $V_{out}$  of the first stage is determined as the inverse of the current i/p during this cycle.

When  $\phi_2$  is active during the next phase, the o/p voltage level of the  $S_1$  stage is transferred to the  $S_2$  input capacitance  $C_{in2}$ . During active  $\phi_2$ , the first stage i/p capacitance continues to retain its previous level via charge sharing.

$\Rightarrow$  If we take narrow clock pulse, load transistor is also on for a very short time during duration, so for most of the load is OFF. So power dissipation is less.

Ques 8 What is interconnect engineering explain in detail.

Ans: As the gate delay continues to improve while long wire delays remain constant or even get slower, so wire engineering has become a major part of integrated circuit design. So it is necessary to develop a floorplanning in such a way that critical communicating units are close to one another.

The designers select the wire width, spacing, and layer usage & tradeoff delay, Bw, energy and noise. By default, minimum pitch wires are preferred for noncritical interconnection for best density and width. When the load is dominated by wire capacitance, the best way to reduce delay is to increase spacing, reducing the capacitance to nearby neighbours.

→ This also reduces energy and coupling noise

→ When the delay is domon dominated by the gate capacitance and wire resistance, widening the wire reduces resistance and delay.

→ It may increase the capacitance of top and bottom plate.

→ Wire thickness depends on the choice of metal layer.


→ The lower layers are thin and optimized for a tight routing pitch.

→ Middle layers are often thick to provide lower resistance and better current handling capacity.

→ Upper layer may be even thicker to provide a low resistance power grid and fast global interconnect.



Ques-10 Explain with expressions the buffer insertion in interconnects & optimize design.  
 Ans. Buffer insertion or repeater insertion



$$R = \rho \frac{L}{wtm} ; C = \epsilon \frac{WL}{ti}$$


$$\tau = RC = \frac{\rho \epsilon L^2}{tm ti}$$

Here  $\rho, \epsilon, tm, ti$  are derived by the technology and  $L$  can be controlled in design

$$\text{wire delay } \frac{\rho \epsilon L^2}{tm ti} = AL^2$$

→ Now to minimize delay of global interconnect, we divide the long length interconnect into smaller segments and insert buffer in between them.

→ We define certain critical wire length, if wire length exceed their length, then we will insert a buffer.



∴ Segment wire delay =  $AL'^2$   
 for  $m$  segment, there will be  $m-1$  buffers and  $L = mL'$

$$\Delta = mL'^2 + (m-1)\tau = \frac{L}{L'} AL'^2 + \left(\frac{L}{L'} - 1\right)\tau$$

$$= AL'L' + \left(\frac{L}{L'} - 1\right)\tau$$

Putting the derivation w.r.t. to  $L' = 0$

$$AL - \frac{L}{L'^2} \tau = 0 \quad \text{or} \quad AL'^2 = \tau$$


So  $L'$  should be chosen that the wire segment delay should be equal to the delay of the buffer.



Ques-9. Explain the pipeline and parallel architecture for low power VLSI design.

Ans. In the past parallelism and pipelining have been effective ways to reduce the power consumption.

Pipelining Approach:



Assume block implements a logic function i/p of the i/p vectors.

Both the i/p and o/p vectors are sampled into register arrays, driven by a clock. Assume that the critical path in the logic block allows max. sampling frequency of  $f_{clk}$ .

→ max. i/p & o/p prop delay  $T_{prop} \leq T_{clk} = \frac{1}{f_{clk}}$

$C_{Total}$  = Total cap switched every cycle

will be the sum of (i) cap. swd at i/p

reg. array + cap. switched at logic function +

cap. switched in the o/p reg. array.

Then  $P_{dynamic} = C_{Total} \cdot V_{DD}^2 \cdot f_{clk}$

Now consider N-stage pipelined structure for implementing the same logic function. The logic function  $F(i/p)$  has been partitioned into N successive stage and a total N-1 register arrays have been

introduced, in addition to the original i/p and o/p required to create a pipeline structure.

→ All registers are clocked at original sample rate fck.

→ If all stages have equal delay.

$$\rightarrow T_p = \frac{T_{pmax}(i/p \& o/p)}{N} = T_{clk}$$

Then the logic block between two successive registers can operate N-times slower while maintaining the same functional block throughput as before.

This implies that the power supply can be reduced to a new value of  $V_{DD}$  to effectively slowdown the clock by the factor of N.

$$P_{power\ pipeline} = [C_{Total} + (N-1)C_{reg}] \cdot V_{DD\ new}^2 \cdot f_{ck}$$


$$Power\ reduction\ factor = P_{pipeline} / P_{ref} = 1 + \frac{C_{reg}(N-1)}{C_{Total}} \cdot \frac{V_{DD\ new}^2}{V_{DD}^2}$$

$$= \frac{1 + C_{reg}/N \cdot \frac{V_{DD\ new}^2}{V_{DD}^2}}{1}$$

$$= 1 + \frac{C_{reg}(N-1)}{C_{Total}} \cdot \frac{V_{DD\ new}^2}{V_{DD}^2}$$

So the structure has a large area but the power is reduced.

Parallel Approach - or hardware replication: It is used for logic functions which are not suitable for pipeline.





→ clock signal to each i/p register are skewed by  $T_{clk}$  such that each of the  $N$  consecutive i/p vectors is loaded into a different register.

→ each register is clocked at lower frequency of  $f_{clk}/N$  the time allocated to compute the functions for each input vector is increased by the factor of  $N$ . So  $V_{DD}$  is decreased until the critical path delay equivalent to new clk period of  $T_{clk}$ .

Time allowed to compute each function for each i/p vector is increased by the factor of  $N$ .  $V_{DD}$  is decreased and the overall performance is slow.


$$P_{parallel} = N \cdot C_{Total} \cdot V_{DD_{new}}^2 \cdot \frac{f_{clk}}{N} + C_{neg} \cdot V_{DD_{new}}^2 f_{clk}$$
$$= \left(1 + \frac{C_{neg}}{C_{Total}}\right) C_{Total} \cdot V_{DD_{new}}^2 \cdot f_{clk}$$

$$\text{Power reduction function} = \frac{P_{parallel}}{P_{neg}} = \frac{V_{DD_{new}}^2}{V_{DD}^2} \left(1 + \frac{C_{neg}}{C_{Total}}\right)$$

## Section c


Que-1) Explain the crosstalk in interconnect and what are the methods to minimize the crosstalk.

Ans: Crosstalk: Wires have capacitance to their adjacent neighbours as well as to ground. When wire is switched, it tends to tend to bring its neighbour B along with it on account of coupling capacitance.



This is known as crosstalk. If B is supposed to be switched simultaneously, this may increase or decrease the switching delay. If B is not supposed to be switched, crosstalk causes noise on B.

Crosstalk noise effect:



Wire A - switcher - Aggressor  
Wire B - constant - Victim


This introduces noise as B partially switches. If Victim is floating, we can model the circuit as a capacitance voltage divider to compute the victim noise.

$$\Delta V = \frac{C_{AB}}{C_{AB} + C_{V}} \Delta V_{Agg}$$

If the victim is actively driven, the driven will supply current to oppose and reduce the victim noise.




If we model the driver as resistors.



The peak noise become dependent on the time constant ratio  $k$  of the aggressor & the victim.

$$\Delta V = \frac{C_{adj}}{C_{gd-v} + C_{gd-a} + C_{adj}} \cdot \frac{1}{1+k} \Delta V_{agg}$$

$$k = \frac{\tau_{agg}}{\tau_{vic}} = \frac{R_{agg} (C_{gd-a} + C_{adj})}{R_{vic} (C_{gd-v} + C_{adj})}$$



### Waveforms of Coupling Noise

We have only considered the case of a single neighbour switching when both neighbours switch. the noise will be doubled.

Crosstalk Control: Capacitive crosstalk is proportional to the ratio of coupling capacitance to total capacitance

$$\text{Capacitive crosstalk} = \frac{\text{Coupling capacitance}}{\text{Total Cap.}}$$

For modern wires with an aspect ratio (H/W) of 2 or more. The coupling capacitor can account for 2/3 to 3/4 of the total capacitance and crosstalk can create large amount of noise and huge data dependent delay variation.

Approaches to control crosstalk

- ↳ Increase spacing of adjacent lines
- ↳ Shield wires
- ↳ Ensure neighbours switch at different times
- ↳ Crosstalk cancellation.

To fix minor crosstalk we can increase spacing.

Three methods to improve crosstalk → staggered repeaters

→ charge compensation

→ Twisted differential signaling

Each technique seeks to cause equal amounts of positive and negative crosstalk on the victim, effectively producing zero net crosstalk.

a) Staggered Repeaters:





Diagram shows two wires with staggered repeaters. Each segment of the victim sees half of a rising aggressor segment and half of a falling aggressor segment.




Although the cancellation is not perfect because of delays along the segments staggered staggering is a very effective approach.

### (b) Charge Compensation:



- An inverter and transistor are added between aggressor and victim.
- Transistor is connected to behave as a capacitor.
- When the aggressor rises and couples the victim upward, the inverter falls and couples the victim downward.
- By choosing the appropriate sized compensation transistor, most of the noise can be cancelled at the expense of extra circuitry.

### (c) TDS: Twisted Differential Signaling:



Each signal is routed differentially. The signals are swapped or twisted such that the victim and its complement each see coupling from the aggressor and its complement.

- Expensive in wiring resources
- Effective in eliminating crosstalk
- Used in memory design

Ques-12 Explain the electrical effort, logical effort, parasitic effort and branching effort. Calculate the electrical effort, logical effort, branching effort, parasitic delay and overall delay.

Ans:- In general the propagation delay of a gate can be written as  
 $d = f + p \rightarrow$  parasitic delay (when no load is attached)  
 $\rightarrow$  Effort delay or stage delay that depends on the complexity and fanout of the gate.

Effort delay  $f = gh$

$h \rightarrow$  electrical effort

$g \rightarrow$  logical effort

An inverter is defined to have logical effort = 1

And if the load is not identical copies of the gate, then the electrical effort can be computed as

$$\text{Electrical Effort} = h = \frac{C_{out}}{C_{in}} = \frac{\text{Capacitance of ext. load being driven}}{\text{I/P capacitance of the gate}}$$

Logical Effort - It describes the driving capability of gate relative to that of a reference inverter or it the ratio of I/P capacitance of the gate to the I/P capacitance of an inverter that can drive the same amount of current. It is denoted by  $g$ .

Parasitic delay - Parasitic delay ( $p$ ) is calculated when <sup>no</sup> load is connected.

$$\text{Branching effort} = \frac{C_{on path} + C_{off path}}{C_{on path}}$$



In this pain we have two branches

$$b_1 = \frac{x + (x+x)}{x} = \frac{3x}{x} = 3$$

$$b_2 = \frac{y+y}{y} = \frac{2y}{y} = 2$$

$$B = b_1 \times b_2 = 3 \times 2 = 6$$

Pain effort  $F = GBH$

$$= \frac{100}{27} \times 6 \times \frac{45}{8} = 125 \text{ for 3 three stages.}$$

Delay will be minimum if the stage effort is equal to  $B$  in all the three stages.

$$\text{So best stage effort} = \sqrt[3]{125} = 5 = \hat{f} = \sqrt[N]{\text{Pain effort } F}$$

where  $N = \text{no. of stages}$

$$\text{Pain parasitic delay} = 2 + 3 + 2 = 7$$

$$\text{Pain delay or overall delay } D = P + \hat{f}N$$

$$= 7 + 5 \times 3 = 22$$

For a path of logical effort gates, The logical effort of a chain of gates is

$$G = \prod_{i=1}^n g_i$$


$$H = \text{Cont}/C_{in}$$

Branching effort takes fanout into account

$$b = \frac{C_{out} + C_{eff}}{C_{in}}$$

Branching effort of the entire path  $B = \prod_{i=1}^n b_i$

$$\text{Path effort } F = GBH$$



$$\text{Path effort } F = \prod f_i = \prod g_i h_i$$

$$\text{Logical effort } G = \frac{4}{3} \times \frac{5}{3} \times \frac{5}{3} = \frac{100}{27}$$

$$\text{Path electrical effort } H = \frac{C_{out}}{C_{in}} = \frac{45}{8}$$

$$\text{Branching effort} = \frac{C_{out} + C_{eff}}{C_{in}}$$

$$B = \prod b_i$$