### Ajay Kumar Garg Engineering College, Ghaziabad Department of CSE

#### Model Solution- ODD Semester (2017-18)

#### Sessional Test -2

Subject Code

NCS-505

Subject Name

Computer Architecture

Names of Faculty Teaching

with Signature

1. Deepika varshney Deepila 2. Inderjeet Kaur

Name and Signature of Hod:

Mars to Bhus my

Prof. Mamta Bhusry


Q1 - What are Memory Reference instruction. How many bits are required for mode, opcode, and address in Memory Reference in Struction.

Ansi In Basic computer has three instruction code formate one of them is Memory Reference in Structions.

A memory Reference instruction use 12 bit to specify an address and one bit to specify the addressing mode. 3 Bit to specity opcode:

(opcode =000 to 110) opcode | Address - 16 Bit =

82 Draw the flowchard of Instruction cycle



Q3-) Explain Dirty/Rodified Bit concept. How this concept is used in write Back cache.

In the first technique called write through protocoly the cache location and the Marn Memory Location are updated Simultaneously. The second technique is to update Only the cache location and Mark it updated with an associated flag bit often called as Dirty/Modified bit.

The Main Memory location upded later, when the Block Containing this Marked Word is to be Hemoved from Carle to make soom for a new Block.

This technique is called write Bare Jeopy Bare probably

94 Describe the Steps of Execution of complete instruction of operation Add (R3), R1.

	Action
1	PCout, MARin, Read, Select 4, -Add, Zin
2	Lout, PCin, Yin, WMFC
3	MDRout, IRin
4	Rout, MARin, Read
5	Riout, Yin, WMEC
6	MDRout, Selecty, Add, Zin
7	Zout, Riin, End.

Write Back Data cache with Block size of 32 bytes
The Processer send 32 bit address to the cache
Controller. Each tag directory, Entry contain, in
addition to address tag 2 bit, I Modified bit.
I Replacement bit, find the number of bit in the
tag field of an address?

set associative.

Total number of Blocks =  $\frac{256 \text{ KByte}}{32 \text{ Byke}}$ =  $\frac{2^8 \times 2^{10}}{2^5}$  =  $2^{13}$ 

Total number of set = 213/22 = 211

Total number of tag bits = 32-(11+5) = 16 Bit.


&6-) Desoribe Hardwired Control unit with

Block diagram.

Solution to Enecute an instruction, the Processor must have some mean of generating the control signals needed in proper Sequence. The computer designer have a wide

Variety of technique to solve this Problem.

The approach used fall in one of two categories are hardwired control and Microprogrammed control



Hardwived control organization

Each Step in this sequence is completed in one clock Period.

-A counter used may used to keep track a control
Step.

lach state or count of this counter correspondent to one control step.

The required control stephals are determined By tru
following information

- content of the control step counter,

- Content of the Phstruction Register.

- content of condition code flag.


- External Ruput signals, such as MFC or Interrupt sequest.

The output of instruction decoder Consist of separate line for Each Machine instruction. For any instruction loaded in IR, one of the output line INS, through INS2 is set to I and an other line are set to o.

An Enample how the Encoder general the landsignal

Lin = Ti+ To. Add + Tq. BR

The signal generated is asserted during times tot Ti, for all vinstruction, during T6 for an Add. instruction, during T6 for an Add. Instruction, during T4 for an unconditional Branch instruction and so on.



(9) Consider 4 way set associative ache with dotal 16 cache Block. The main memory consist of 256 Block and trul regalet of Memory Block 15 in tru following order 0, 255, 1, 4, 3, 8, 133, 159 216, 129, 63, 8, 48, 32,73, 92, 155, which of the memory Block will not be in cache if LRU Replacement policy is used. 201 4 way set associative cache with total of 16 lache Block. total number of set are 4. The Every memory Block request has been Putted to Kespertin Cache location by taking Mod with 4 for Every memory Block request: After Applying URUReplacement Policy, the blocks that are not incare are giren Below. 0, 4, 216, 255 (10) 129 % 4 = 1 (5) 3 % 4 = 3 0 0%4=0 (11). 63°/4=3 (6) 8% 4 = 0 2) 255%, 4 = 3 (12) 8/4 = 0 whit) 133/4=1 3) 11/. 4 = 1 (13) 48% 4 = 0 fful 1 Replaces
(48% 4 = 0 fful 1 Replaces
(48% 4 = 0 fful 1 Replaces
(13) 32% 4 = 0 (92% 45% 14 LKy
(15) 73% 4= 1 (92% Policy here
from Zero) (8) 15914=3 (4) 4 % 4 = 0 (9) 216 4. 9= 0

QB A Computer Use RAM chip of 1024 + 1 capacity Thow many chips are needed to provide the memory capacity of 16KB? Explain in word how truellip. ale to be connected to tuaddress Bus? (91) Howmany culp are needed and how Should their addren line be connected to provide a memory. Capacity of 1024 + 8 ? Sof +01024X1 capacity RAM Total number of chips needed = 16 KB  $\frac{-2^{4}\times 2^{10}\times 8}{2^{10}\times 1} = \frac{2^{14}\times 8}{2^{10}\times 1} = 2^{4}\times 8 = 128 \text{ chifs.}$ lo lines specify tue chip address (1024x1) and 4 lines are decoded into 16 duips select input Address Bus 16 15 14 13 12 11 10-1 RD WR Address > 8 13° tolata CS2 1024X1 14x16devoler 8 Ribolaty 1024x1 - Brildala CS, CS, 1024X/

16 cuip

C2 1051X1 503

& Ritdata

1024x8 = Belief are required.

1024x8 = Belief are required.

The Parallel.

gg The Access time of a cache memory is looms and that of Main memory looms. It is estimated that 80 Percent of memory sequest in for Read and Remaining 20 percent for write. The hit ratio for head access only 160.9.

A write through Procedure is used

1) What is the average Acress time of the System Considering only memory read cycle.

(12) What is the average Access time of the system for

head and write request.

(iii) what is tre hit ratio taking into consideration tu write request/cycl.

Solution (1) The Average Acres time for read request > \$0.9×100+0.1× (100018) \$20005.

(1) The Average Acress time for read and write Request. =) 0.2 × 100 ons + 0.8 × 200 ns = 200+ 160

=360ns

To take into consideration write yeller means that given overall hit ratio.

To take Pueto consideration write cycler means that we should discard write requests from the given overall hit ratio.

So hehave hit-ratio-read = read request-percentage Xhitratio = 0.8×0.9 = 0.72.

To Briefly define the following term-

(9) Nicroperations (1) Micro-Instruction (iii) Microprogram (iv) Microperations

( Control Memory,

(1) Microferation - A Elementary digital computer operation are detailed tow level instruction used in some design to implement complex Machine Instruction.

3) Microinstruction - Microinstruction are the instruction Stored in control Memory. A ruicro instrution is simple command that Make turbandware

operare properly.

(3) Minoprogram - signence of Mino instruction (set of Microlnstruction in a you, used to implement Machine-

(9) Nius code - A Miuscode is a layer of hardware level instruction. un collective Microprogram in a cacle used to sun Machine instruction

(5) Control Memory - control Memory is assumed to be a RoM, within which all control information is fernaneutry Stored,

Microprogram Sequencer Beockal Sugeam

above - Let's discuss its aboving. SHOWHA These are two Muxindetail Ist Mux Sect an address from one of tru four source and route it into a control address kigister The second Max test turvalue of selected status Bit and result of test is applied to an input Rigister/Logic ext. The output from CAR provide the address from ountrel Manony. the content of CAR is incremented and applied to one of the multiplener input and to the Subsolutione Rigister (SDR) The other three input to MUXI come from Address

field of the present Microinsmuction, from the output of SRR, and from Enternal Source that MAP the instruction.

The [D (condition) field of the Micro instruction select one of the Status Bit in the second Mcutiplener.

If the Bit relected is Equal to I. the test (7) variable is Equal to I, otherwise Equal to 100. to zero.

The T Value to gether within the two Bit from BR (Beanch) field go to an enput logic CKT. The input wogic in a particular sequences will determine tru type of operation are avoiliably in tue unit.

Design of Supert logic The Input logic ext has three input Jos For and three output So, Si - and T. vaniable So and so select one of the solution address for CAR Navable 2 Enable fue load Riput in SBR. The Binary Value of the two selection variable determine tru path in the Multipleners. for Enample with S, so = 10, the multiplener input number 2. Is selected and Establish a transfer parti jum err to CAR. Note that Each of tru four input as well as the output of Mux 1 Contain Bit address. The tenth table for the l'uput logic est shout Is and Io gridentical to tre bit value in tu BR field. to beensol MUXI Input. SBR I I TO T 0 0 0 00 00 10 \* Trutu Frymtable 11

0 11

100

So = 1, to + I, T T= I, IOT

SIETI

10

10

Condition field the field consist of two Rit which are Encoded to Specify four status Bit condition are listed, The fixt condition is always a 1, so that Reforme to (0 = 00 (asymbol) AD BR CD 4 Address ) Branch Microops field Condition field - For Branching

Condition Bits

CD	Condition	Tymbol	Comment
00	Always 1	U	unconditional Been in
01	DR (15)	I	Indirect Addie
10	AC (15)	S	Sign bit of AC
11	(Ac= 0)	Z	Zero value in AC.

Bearth Bits

BR	Symbol	function
00	4mp	CARCAD if condition = 1 CARECARTI if condition = 0
01	CALL	CARE AD, SBRECARH 1  if condition = 1
10	RET	CARE SBR if wondition =1
11	· MAP	

With Enample 9 what is the limitation of direct mapped cache.

Ans there are three different type of cache mapping namely.

- Associative mapping

- Direct mapping

-> set Associative mapping

Cache Mapping - first we will discuss about what is we mean By Cache Mapping. Cache Mapping is technique through which we can Map a main memory. Block into a cache memory As we know cache memory is of small size, very limited number of Block can be reside in Cache, so we need to place a Block in cache, in order to Enchance hit ratio, and Acrem time, to There are three type of mapping.

O Associative Mapping - Associative mapping is costly But a last mapping technique. A could address of 15 Bit is

Associative Mapping - Associative mapping is costly but a fast mapping technique. A cpu address of 15 Bit is placed to the argument Register and associative Memory is searched for matching Addren.

(Puaddren (Isrit)


A Lugment Register

Address	Data
0100	3450
02777	6710
2345	1234

Tag Word

If the address is found; the corresponding to Bit data is read and sent to the cph. If mo match occur, the main memory is accessed forward. The address - data pair is then transferred, to association Cache memory. Cache is full an address - data pair must be displaced to make soom for a Pair that is needed and not prosently in the Cache. Inedecision as to what pair is replaced. I's determined from the seplacement algorithm that designes choose for the cache.

## @ Direct Mapped Cache -



Direct Mapping technique Representation

Associative Memory are Enponsive Compared to Kondom Acres Memories B/c of added logic associatived with Each cell.

The Chu address of 15 Bit is divided into two field.

The nine least significant Bit constitute the index and remaining six from tag field.

The figure. Shows Main Memont needs an Address that includes Both tag and the indem Bit. The number of Bits in the index field is equal to the number of address Bit lequired to alless cathememony.

The general 2k word in cache Memory and 2nd word in Main Memory. The n bit memory address is divided into two field K bit for the index field and n-K bit for the tag field, n bit to access main Memory.

Each word in cache consist of the data word and

when a new word is first brought into the earlie the tag Rit are stored along side the data Bit, when the copy generate memory request the index field is used for the address to access the acache.

the tag field of the Chy address is compared with the tag in word read from the cache.

If two tag matches there is a hit and desired data word i's the cache,

If there is no Match there is a miss and the required word is read from Main Memory. The Distribution tage of Direct Mapped Cache

The direct mapped is that the hit ratio can chap immed considerably, if two or more word whose address have the same index, But different tag are accessed Repedeatly.

# 3) Set Associative Cache Memory

The third type of cause Memory is set - associative mapping, is an Proposerment over Direct organization, in that Each word of cache (an store two or smore word of memory under the same index address)

Each data word is stored together with its tag and number of tag data item in one word of cache is said to form a set.

An Enample of Set associative Cache organization of sixe two Shown Below

	lag	Data	Hag	Data
000	101	1	02	5670
777	02	6710	00	2340

More than two tag can reside on the same index