Ajay Kumar Garg Engineering College, Ghaziabad Department of ECE

Model Solution Sessional Test-2

Course:

B.Tech

Session:

2017-18

Subject:

Integrated Circuits

Max Marks: 50

Semester:

EC-1, 2, 3 & EI-1 Section:

Sub. Code:

NEC-501R

Time: 2 hour Prepared By :- Ms. ANU GOEL

Note: Answer all sections

O.A Attempt all parts

Section-A

01.

the quality factor charges the frequency suspense of

Quality factor = $\frac{fc}{R.W}$

where, fc = contre foequency

B.W = Bandwicth

Ap Q is inversely propositional to bandwidth, frequency response of the fifter becomes wide or navviow as the bandwidth increases or decreases.

write down the performance parameters of a digital Togic family.

a) Noise Maryin b) Propagation delay

c) lower dissipation

d) Delay. power product
e) form-in, fam-out
f) Silicon Area


Given CMOS implementation of F = AB+ AB.

F= AB+ AB

 $\overline{F} = \overline{AB + AB}$

= (A+B) (A+B)

 $= \bar{A}\bar{B} + A.B$



Sy. What are the limitations of an ideal differentiator f

Eleal integrator circuit?

Sol Total Differentiator: -1) Grain A = -8.RC, s=jw=janf


A Xf

Ap f -> 00, differentiator saturates for high

(ii) As frequency encreases, input impedence decreases for circuit becomes more sensitive towards noise.

Ideal Integrator: - 9 Grain A = I RX I f

> A -300 Integrator saturatesat low frequencies.



Section-B

Section-B

Section-B

Section-B

Section-B

Section-B

Sesign a wide band pass filter with fi=lootz f

fa = aktz f a bass band gain = 4. Also obtain the

fa = aktz f a bass band for it.

Value of quality factor for it.

Value of quality factor for it.

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Foss filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Foss filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wide Band fass filter: A wide band

Sesigning of wi

 $f_{L} = f_{I} = 100 \text{ Hz}$ $Grain \quad A = 4$ $A_{T} = A_{f_{I}} * A_{f_{2}}$ $4 = (A_{f})^{2}$ $A_{f} = A_{f_{L}} = 2$ $\Rightarrow A_{f_{H}} = A_{f_{L}} = 2$

(2)

HPF:-
$$f_{L} = \frac{1}{2\pi RC}$$

Aclecting $C = 0.1 \text{ Mf}$

$$100 = \frac{1}{2\pi RX0.1 \times 10^{-6}}$$

$$R = 15.93 \text{ k}\Omega$$

$$A_{L} = 1 + \frac{PL}{R^{1}}$$


$$A_{L} = 1 + \frac{PL$$

Wide Band Pass filter

Quality factor
$$S = \frac{fc}{B \cdot N}$$
 $S = \sqrt{fh \cdot fL} = \sqrt{loo \times a \times 10^3}$
 $S = 0.235$ Ans.

Derive the output voltage equation for both floating to grounded load V to I converted using relevent chagram. Also mention applications of V-I converted, of Floating load V-I converted is the operand due to high ilp and V-I converted the operand due to high ilp and V-I converted in the operand due to high ilp and V-I converted in the operand due to high ilp and V-I converted in the operand due to high ilp and V-I converted in the operand due to high ilp and V-I converted in the load is discounted to applied ilp veltaged from the circuit diagram in the circuit diagram

(3




for covery $c_y = A \cdot B$

CMOS Implementation :-

7

$$\frac{S = \overline{AB + AB}}{\overline{S} = \overline{AB + AB}} = A \cdot B + \overline{AB}$$


Cy = A.B $\overline{C}_{y} = \overline{A} \cdot \overline{B} = \overline{A} + \overline{B}$



CMOS_Implementation
of Half Addes

89. Draw the proporty labeled VTC curve for the CMOS Provertez. Describe each region of define the teams VIH, VIL, VOH of VOL.

VTC Curve for CMOS Inverter: -



Region	MosfeT	Operation	Vin	Vout
A	PMOS -		ov < V _t ,n	Vaa
В	pmos -	Active saturation	VIL	ga,V ≅
С	PMOS -	Saturation Saturation	V+h = VD,D/2	Vout
D	PMOS =	saturation Active	VIH	≅ GND
٤	PMOS =	Cut off Active	QaV	- Gup

VIH = Minimum high input voltage that can be tercated as logic 'I' at the input. VIL = Maramum low Input voltage that can be treated as logic 'o' at the Imput. VOH = Maximum output voltage that can be treated as logic I at the output. Vol = Minimum o/p voltage that can be treated Draw GIC circuit & obtain expression for its equivalent input impedance. How we can simulate inductor with the help of a GIC circuit? Sol GIC (Generalized Impedance Conventez):from the circuit diagram; writing expression for awarent blue mode Za 4 Zg and blu Unode Z4 + Z5 $\frac{V_2 - V}{Z_2} + \frac{V_1 - V}{Z_3} = 0$

$$\frac{V_1-V}{Z_4} + \frac{O-V}{Z_5} = 0$$

$$75(V_1-V) - V_1Z_4 = 0$$

$$Z_5V_1 - Z_5V - V_1Z_4 = 0$$

$$V_1 = \frac{Z_5+Z_4}{Z_5} - V_1Z_4 = 0$$

$$V_2 = \frac{1}{Z_3} \left[V(Z_2+Z_3) - V(Z_5+Z_4)Z_3 - Z_5 \right]$$

$$V_3 = \frac{V(Z_3+Z_3)Z_5 - V(Z_5+Z_4)Z_3}{Z_5}$$

$$V_4 = \frac{V(Z_3+Z_3)Z_5 - V(Z_5+Z_4)Z_3}{Z_5}$$

$$V_5 = \frac{V_1Z_3+Z_3}{Z_5} - \frac{V_1Z_5+Z_4}{Z_5} - \frac{V_1Z_5}{Z_5}$$

$$V_1 = \frac{V_1Z_4}{Z_1Z_3Z_5}$$


$$V_2 = \frac{V_1Z_4}{Z_1Z_3Z_5}$$

$$V_3 = \frac{V_1Z_5}{Z_2Z_4}$$

$$V_4 = \frac{V_1Z_5}{Z_5} - \frac{V_1Z_5}{Z_5} - \frac{V_1Z_5}{Z_5} + \frac{V_1Z_5}{Z_5} - \frac{V_1Z_5}{Z_5} -$$

Section-C

Design a second order Low pass filter with cut-off frequency 4KHZ. Also obtain its frequency response were. 4 for the circuit diagram given below find out the value of Vo and To.



solt Designing of and order Low pass filter :for a 2nd order LPF, frequency is given by,

$$f = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

Considering, $R_1 = R_2$ f $C_1 = C_2$


for f = 4KHZ (given) Selecting C = 0.1 Mf


$$4000 = \frac{1}{2\pi R \times 0.1 \times 10^{-6}}$$

for 2nd order felters Gran Af = 1.586

:.
$$1.586 = 1 + \frac{RE}{Rin}$$

f (Hz)	Volvin 2	20109 Vou dB
0	1.586	4.006 = 4
40	1.586	4.006 24
400	1.585	4.005 = 4
4000	1.121	0.995 = 1
40 KHZ	0.0158	- 35.99 ≥ 36





012.

SOL

Why (MOS has less power dissipation. Draw CHOS implementation of Clocked SR flip-flop circuit

explain its power Dissipation.

CMOS has less power Dissipation.

CMOS has less power Dissipation.

CMOS has less power Dissipation.

CMOS is a

CMOS is connected to free Gual. In

Supply f NNOS is connected to the Gual. In

E

chos either Phos are operating or Mus are operations or in chos theres never exist a direct path between power consumption is ideally zero. That is why cross has only (one (dynamic) type of power consumption to has least power dissipation. clocked SR- flip-flop: VDD Q.O.V (clock) & GND CMOS Implementation of clocked SR flf for the flip-flop to be Set or Reset', 'clock should be high always. Case I:- R=1, S=0, $\phi=1$ for this input combination, My + Mg will work of output a will connect to the Gind 4 it will become O. Due to that M5 will twin ON fromake &= I B= 0=1 (RESET condition

Case II :- R = 0, S = 1 of 0 = 1For this input combination Mt to M8 will two NL will two ON to make S = 0. Due to this NL will set the flip-flop.

ON to make S = 1. It will set the flip-flop. S = 0 of set condition S = 1 set condition

Case III: - R=0, S=0, f \$=1

for this input combination flip - flop continuer

for this input combination flip - flop continuer

the psevious state. If it was in set state they

the psevious state it state, or if it was

it will hold that state

three of the previously in Reset State it will hold that states

Cas IV: - R=1, S=1, 9 =- for this input

Thus is invalid conclition. for this input

combination both & f & tends to become of

combination both & for this input

combination both & for this input


combination both & for this input

combination both & f & tends to become of

which is not possible. Therefore this compination

is prevented.

OII 6 Nomou cal :-



(8

Given Correct is a gubbractor with
$$V_{1}=V_{2}=3$$

i. $V_{0}=V^{+}+V^{-}$

$$V^{+}=\begin{bmatrix}1+\frac{8}{8}\\0\end{bmatrix}V_{0}^{*}n\qquad \qquad \begin{cases}v_{0}^{*}=v_{x}^{2}\end{cases} \text{ (Non-fing)}$$

$$V^{+}=\begin{bmatrix}1+\frac{8}{8}\\0\end{bmatrix}. \frac{3\times10}{10+5} \qquad \begin{cases}Applying potendial \\divides at v_{x}\end{cases}$$

$$V^{+}=5*2=10V$$

$$V^{-}=-\frac{8}{2}*3=-12V$$

$$V = \frac{1}{Rin} \cdot Vin \qquad \text{Investing}$$

$$= -\frac{8}{2} * 3 = -12V$$

$$V_0 = 10 + (-12)$$

$$V_0 = -2V \qquad \text{Ans.}$$

$$T_0 = \frac{V_0}{R} = \frac{-2V}{4K\Omega}$$