
Section A

compinational circuit


*) Output in a function of present inputs



- *) logic gates the elementary
- *) Used mainly for alithmetic and soclean operations.
- *) Independent of clock and in hence does not Require triggering to operate
- *) Example -> Addler

*) Output in a function of

clock, bresent inputs and previous state of the system.




- *) Flip-Flops are elementary Building blocks.
- *) Wed for storing data.
- *) Clocked [Triggered for operation with electronic pulses)
- *) Example -> Counter.

given to the select lines, it fatches the data provided at the l'upw line and provides it to the one of the output lines. The velection of output line is cletermined on the basis of Inputs provided to the select lines.

*) Decoder -> in decoder does not have any select lines.

9t has n input lines and m output lines
and one enable signal. Decoder performs the function
of decoding i.e it toanslates the input in some other
form so that the output can be understandable by the



counter =) (counts from 0 to 15) 4. Flip Flors.

*) No. of Flip Flops Required in MOD-16 Johnson. counter =) 5 Flip Flops.

And clk=1, owhw will toggle blue 0 and I. Thus the and clk=1, owhw will toggle blue 0 and I. Thus the owhw will be unstable executing a raw round hubblen with the basic J-k circuit with the basic J-k circuit condition to awaid face found hubblen - condition to awaid face found hubblen - the basic face found hubblen - the width <= Flip Flot delay <= time leriod of clock *

* Purp Plop.

Latch

- *) Latelus continuosly Checks its input and charges its output correspondingly.
- function 1/9.
- *) These can be suild from logic gates.
- *) It is a level triggered. 91 means that the O/P of the present viate and tupul if the hext state depends on level 1.e 2 and o

- *) They continously checks its inputs and charges its output correspondingly only at times altermined by clocking signal
- *) 91 is based on enable *) It woods on basis of clock bulsos.
 - A) These can be build from latches.
 - *) It is an edge toiggered. It means that the output and. next state i/P charges when there is charge in clock pulse whether it may a The or - he clock pulse.

(An 6)	BCD	10	Excess-3	Code	converter
	00	91243			The state of the s

) eci mo	oll -	BC	<u> </u>	5.
-	A		C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	01	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	l	J
8	1	O	0	0
9		0	0	1


		E	Excess-3	
	W	X	У	2
	0	0	1	1
	0	1	0	0
1	0	1	0	1
	0	l		0
	D	01	01	01
	1	0	0	0
	1	0	0	J
	1	0	. 1	0
	1	0		1
	1	L	0	0
10				

FOR W.


AB 1	(D) 00	, 01	, 11	10
AB \	0	0	0	0
01	0	1	[1]	1
IJ	X	X	X	X
10	1	1	X	X

FOO X. AB (DOO DI III 10) OD O U U I OI II O O O II X X X X IO O I X X

 $X \Rightarrow BC\overline{D} + \overline{B}D + \overline{B}C$




- は下山谷中小石屋



- *) Two determine whether A is greater or less turn B, inspect the Relative magnificant of pair of significant digits, starting from the MSB.
- *) If the two digits of a par an equal, we company next lower significant pair of digits.

 The companion continues until a pair of unequal digits is reached.
- *) 91 the consesponding digit of the is I and that of
- * 1) If the corresponding digiting A is 0 and that ing B is 1 then A < 8.
 - example \rightarrow *) $A \Rightarrow 1001$, $8 \Rightarrow 0111$, (A78) $A_3 \Rightarrow 1 \Rightarrow 1001$, $B_7 \Rightarrow 0 \Rightarrow 1001$, $B_7 \Rightarrow$
 - *) A = 1/01 , B = 1/01 , B = 1/01 $A_3 = 1$, $B_3 = 1$ =) $A_3 = B_3$ $A_2 = 1$, $B_2 = 0$ =) $W_2 \neq B_2$ So $X_3 = 1$ and $A_2 = 1/8_2 = 1$ Hence ($W \neq B$)
- *) $A \Rightarrow 1010 \quad 1 \quad 8 \Rightarrow 1001$ $A_{7} \Rightarrow 1 \quad 8_{7} = 1 \quad So \quad x_{7} = 1$ $A_{2} \Rightarrow 0 \quad 8_{2} \Rightarrow 0 \quad So \quad x_{2} = 1$ $A_{1} = 1 \quad 1 \quad 8_{1} \Rightarrow 0 \quad So \quad A_{1} \Rightarrow 1 \quad A_{1} \Rightarrow 1 \quad A_{1} \Rightarrow 1 \quad A_{1} \Rightarrow 1 \quad A_{2} \Rightarrow 1 \quad A_{1} \Rightarrow 1 \quad A_{2} \Rightarrow 1 \quad A_{3} \Rightarrow 1 \quad A_{4} \Rightarrow 1 \quad A_{5} \Rightarrow 1 \quad A_{7} \Rightarrow 1 \quad A$

*)
$$A \Rightarrow 1011$$
 | $R = 1010$
 $A_3 = 1$ | $R_7 = 1$ |



*) fine divide the l'uput into two parts from 0 to 7 and 8 to 15

*) Ill to select lives well be B, C, D.

*) case 1.) When compare o and 8 then Olf is o 20 ID =0

*) case 2) when compare I and 9 off is opposite of Input value of A so II= A *) case 3) When compare & and to olf to 0 do I2=0

*) case 4) When compare 3 and 11 Oll is I so I3=11

*) case 5) When compare 4 and 12 0/9 is 1 so Ty=1

*) case6) When compare 5 and 13 olf is equal to

the value of A do Is = A

*) case T) When compare 6 and 14 and 7 and 15 olf i'm both case is equal to the value of W 20 I6 = A and Iq = c4

who q.) conversion of JK Flip Flop wing SR Flip Flop.

Step1.) available FF =) SR.

Required FF =) JK.

Step2) Characteristic table of JK Flip Flop.

Qu J K Qn+1

Qu J K Qn+1

Qu J Conversion of JK Plip Flop.

Step 2) Characturitic taste of the state of


Stel3) Excitation table of SR FliP Plop.

an anti o X

1 0 0 1


1 0 0 1


1 1 X 0



Step 4)	for	$\frac{S}{=}$		
an 1	JK 00	101	1	10
0	0	0		D
1	X	0	0	X
	Is	=) Qu	J	7

fero Qui	JK 00	, 01	11	10
0	×	×	0	0
1	0	1	1	0
riio	R=) Qu	K	





Regardlers of the value of IP and ClR.

* This courter is also known as BCD RiPPle County.

*) 91 will could from 0 to 9. , when 10 occurs

tuen aD Qc QB QA

1 0 1 0

then this IP 10/0 is parsed to NAND gate and output will be 0, and this output will be not clear and then it will Ruet all the output coming from flip flop and counter will count output.

	24				
CLR	Q D	Q	Q _B	QA	*
initially (0)	0	0	0	0	
1	0	0	0	1	*
2	0	0	1	0	//
3 4 5 6 7 8 9	0 0 0 0 0 1 1 0	0 1 1 1 0 0 0 0			(UP Counter) Coutes Trom 0 to 9.

*) Timing diagram -) 护龙龙龙龙龙龙龙 QB. ac 0 ap

- *) All types SISO, SIPO, PISO, PIPO are covered in the type of Register.
- *) In this type of Register School lines we'll decide which value part to flip flop.

S1 S0	IlP to Flip Flop.
0 0	OUTPUT from line O is selected for D.
0_ 1	output from d'une 1 is selected for D
1 10	ourpet from l'ine 2 is selected for D.
1 /	Duspud from line 3 is selected for D.

*) selector variable are used for Mode control (i.e L/R) (left/ Right swift)

81	So	Register operation,
0	O	No change in State
0	1	Shift Right Mode
1	0	Shift left Mode
1	1	Parallel Loading.

(AW/2) Step 1.) Type of Flip Flop = JK Number of Flip Flop => 3. Step 2) Excitation table of Jk Flip Flop. Qu Qu+1 0 X Step3.) State diagram -> (000) 110

