News

AKGECHAP MOU

Ajay Kumar Garg Engineering College, Ghaziabad Department of MCA

Solution Sessional Test-2

Course: MCA Session: 2017-18

Subject: Computer Organization

Semester: Section: Sub Code:

MCA-1 RCA-104

Time: 2 hour Max Marks:50 section-A Q.1. What do you mean by BUS master? Solu. A bus master is the porgram, either in a inversponce mor or more usually in a ste reparate 1/0 controller, that directs to affic on the coropater but or input output boths. The bus master is the "master" and the I/o devices on the bus are the & "claves". Ata time only one bus can be of bus master and rest of "slaves". Explain the different types of memory. Regulater main memory

Fire - level Memory Hierarchy

magnetice Disk

optical Disse

Solve The operations researched on data stored invegislers are called micro-operations. A micro-operation is an elementary operations performed on the information stored in one or more registers. The result of the operations may replace the previous binary information of a register or may be barrsferred to another register.

eg: shift, would, do clear, load etc.

S.t. What do you mean by wide Branch addressing!

Solv. Generating branch addresses means the circuity becomes more complex as the number of branches increases.

A simple and inexpensive way of generating the required branch addresses in to use a programmable dogse array (PLA), when we use PLAs for raddress generation them such concept is known as wide Branch Addressing.

8,5. Manhat its mrero-program sequencing!

Solw. A sequencer or microscequencer generates the addressed wired to solp through the microprogram of a control store.

It is used as a part of the control writ of a clu or as a stoud above generator for address ranges, on it a stoud above generator for address ranges, on it sequences set the order inwhich the micro-instructions sequences set the order inwhich the micro-instructions are fetched from the control store.

Section-B B.6> write the sequence of control step required for the structure of single but organication for each of the following. i. Add number Num to right en RI ii. Add the contest of merony location Num to ryster R Solw es Add number NUM to reguster R1 1. PCout, makin, read, solvet, add, Tim 2. Cout, PCin, Yin, WMFC 3. MDRout IRin 4. Rout, Yis MDRout, Selecty, add, Tin 6. Tout, Rlin, end. Add the content of memory weatern numbo Regulater RI 1. PCout, MARin, road, select, add, Til 2. Tout, PCin, Mn, WMFC 3. MDRout, 1Rin 4. Numbert, makin, read S. Rlout, Vin, WMFC 6. MDRout, select Y, add, Tim


7. Zout, Rlin, end.

Qt. Besign a 4 bit tast adder and explain norling of i Solw. A carry lookahead adder (CLA) or fast adder is a type of adder used in digital logic. A carry lookahead adder timporres speed by reducing the amount of time required to determine carry bits.
The carry-borahead address calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bots. carry bokahood adder defends on two things; -1. calculating, for each digit position, meather that position is going to propagate a carry of one corner in favorities agit 2. combining there calculated values to be able to deduce quickly wrother for each group of digits, that group is going to propagate a carry that comes in form the right, 23333
22 92

CA (Bell &C3 Bell &C Bell & Bel 143 183 Jun 18 1 18 Jun 180 Jun 180 Carry-lookahead Adder logice 4-bit Adder si = 24 @ yi @ ci ci+1 = x; y; + x; ci + y; ci $C_{i+1} = x_i y_i + (x_i + y_i) c_i$ citi = ait Picy Where Gi=xiyi & Pi=xi+yi

19. What is 2D and 2-1/2 DRAM? Explain in Detail ; 2 D RAM! - In large capacity momory disposare offen the row and the column addresses are routhplened. - there the month address word is divided into two pats x & y of raddrews releations and column selections respectively. - The cells are arranged in a rectangular array of N < 2 mx . Nowe and Ny (22) column where me and my are number boils for address and column clines respectively, - so the total number of cells in two dimensional memory - 2-Dogawications requires much less chanity than a I-D organies tions for the same story capacity. - 9+ the column and row lines one split into equal sice it i's referred to as 2D organications. - If the column line and row lines are split into unequal sice, it is referred to es 22 D Ram organica tions. - Two decoders are used to confluencest 21 Dogamication. one deweler is called as you de wder and often in called column devoder.

Q.B. What is the difference b/n Hardwired and Micro-prop control unit, coplain in detail. Solv. To execute continutions the precessor have requirement of some mean of generating the control signals meeded in the proper sequence. when the control signals are generated by it is known as mondwired control. While the control signals are generated by the program, then such is known as micro- porgrammed . tur botons the difference b/w both one as ', i) spend of hardwined control is fast where as micro-programs control speed is slow. ris) Hardwined is couldy where as mizzo-programmed control is cheat in meso programmed six flexible where as hardwired control ix not fleathle. in) Design precess of tandmind control is complicated but not in misso-programmed control unit. v) Applications of handwired control are RISC where in uncespeoleduenos controy. CISC. vi) here chiparea required in mandwired control but more diparea required in micor-proparamented control.



Section C

Q. 11. Wrote snoot notes on -ir meno Instruction -ir Rapister Transfer -irir Prefetching

Solly

Micro Instruction of delight extractions in microcool.

9t in the most reternantary enstructions on the computer:

such as amoving the content of a register to the asitumetre logic unit (ALU). It takes several microinstruction to carry out one complete machine instructions (CISC),

carry out one complete machine instructions (CISC),

microinstructions controls data flow and instructions
encentions is equencing in a processor at a more

expecutions is equencing in a processor at a more

fundamental devel than machine instruction.

. .

-it's Register transfer of Register transfer language.


expressed in terms of Register transfer language.

Toying to describe the design in words is pure felly.

A register transfer language is a type of Hardware

A register transfer language (HDL).

to temporary storage in readiners for later upe is known as prefetching.



					and the second
an Antl	BRAI 110101	Ac 000000	101110	Bn+1	20
	Initial	000000	101110	D	6
0 0	ASHR	00000	010 111	0	5
10	Sub BR	110101			
	Ash	110101	101011	1	4
1 1	Ashv	111101	0/0/01	1	3
LI	Asm	111110	101010	1	2_
01	Add BR	001001			
	ASHR.		110101	6	,
0 150	SUB BR	110101			
	ASW	111 1001	111010	,	O

AR = 111100111010

2/5 compleness t of NO.

=> AQ => 11000110

=) AR =) -198 L

23/10/19