## National Cheng Kung University Department of Electrical Engineering

### Introduction to VLSI CAD (Spring 2024)

### **Lab Session 2**

# Design and Simulation of Carry-Lookahead Adder & Parallel-Prefix Adder & Multiplier

Name		Student	ID
劉冠妤	E24116152		.52
Practical Sections:		Points	Marks
Prob A		15	
Prob B		30	
Prob C		40	
Report		15	
Bonus		10	
Notes			

#### Due Date: 14:59, March 13, 2024 @ moodle

#### **Deliverables**

- All Verilog codes including testbenches for each problem should be uploaded.
   NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
  - NOTE: Please **DO NOT** upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least 90% superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands




Fig.1 File hierarchy for Homework submission

#### **Objectives:**


Help students get familiar with the CAD tools (VCS & Verdi) for digital logic design. Introduce different adder architectures and the algorithms behind them. Please go through the hands-on exercise step-by-step.

Prob A: Design Steps & Carry-Lookahead Adder

- 1) An adder is a digital circuit that performs addition of number. Please design a full adder in gate level.
- 2) The truth table of full adder


- 1	Inputs		Outputs	
Α	В	Cin	cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

3) Draw a full adder in gate level.



- 4) Design a full adder in Structural coding (The module name should be FA. And the file you include should be FA.v)
- 5) Carry-lookahead-adder uses carry generator to alleviate the lengthy carry propagation procedure in ripple-carry-adder.

6) Derive the  $8^{th}$  carry bit  $C_8(ex. C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0)$ 



ex.  $C_2 = A_1B_1 + (A_1 + B_1)C_1 = g_1 + p_1C_1 = g_1 + p_1g_0 + p_1p_0C_0$ ,  $g_1 + p_1g_0 + p_1p_0C_0$  is the final result.  $C_8 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4 + p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2 + p_7p_6p_5p_4p_3p_2g_1 + p_7p_6p_5p_4p_3p_2p_1g_0 + p_7p_6p_5p_4p_3p_2p_1p_0C_0$   $C_1 = \frac{1}{2} \cdot p_1 \cdot p_2 \cdot p_3 \cdot p_4 \cdot p_1 \cdot p_4 \cdot p_4 \cdot p_5 \cdot p_6 \cdot p_6$ 

- 7) **Design a 8-bit carry lookahead adder** in **Structural coding** (The module name should be CLA8. And the file you include should be CLA8.v)
- 8) **Design a 32-bit carry lookahead adder in hierarchical coding** using previously designed CLA8 module. (The module name should be CLA32. And the file should be CLA32.v)




Signal	10	Bits	Description
а	Input	32	Addend
b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection

- 9) Simulate your design with the following test pattern in sample testbench. (Hint: The command for compiling is % vcs -R tb\_CLA.32v -full64) (Hint: The command for simulation is %vcs -R tb\_CLA32.v -debug\_access+all -full64 +define+FSDB)
- 10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.


  (Hint: The command to open nWave is %nWave &)

  In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)
- **11)** You only need to upload your v-code to moodle, **do not** paste your code here.

#### Your simulation result on the terminal.




#### Your waveform:



#### Explanation of your waveform:


以圖中數據為例,16843009 $_{10}$  = 00000001000000010000000100000001 $_{2}$ ,和 252645135 $_{10}$  = 00001111000011110000111100001111 $_{2}$ ,兩者相加為 269488144 $_{10}$  = 00010000000100000001000000010000 $_{2}$ ,而到下一個數據, 33686018 $_{10}$  = 0000001000000100000001000000010 $_{2}$  與 269488144 $_{10}$  = 00010000001000000100000010000 $_{2}$  相加時,得到 303174162 $_{10}$  = 0001001000010010000100100010010 $_{2}$ ,可以觀察到兩個 結果只有第 2、10、18、26 位不同,可從 Sum 的波型中看出,且兩個加 法都沒有出現 overflow。




- 1) Parallel-prefix-adder reduces the complexity of the carry generation circuitry in carry-lookahead-adder.
- 2) Recursive formulation of carry bits:

Q(m, n) = 
$$\sum_{i=n}^{m} (\prod_{r=i+1}^{m} p_r) g_i$$

$$\begin{array}{ll} C_0 = 0 \\ C_1 = A_1B_1 + (A_1 \oplus B_1)C_0 = g_1 + p_1C_0 = g_1 \\ C_2 = A_2B_2 + (A_2 \oplus B_2)C_1 = g_2 + p_2C_1 = g_2 + p_2g_1 \\ C_3 = A_3B_3 + (A_3 \oplus B_3)C_2 = g_3 + p_3C_2 = g_3 + p_3g_2 + p_3p_2g_1 \\ E_3 = P_3p_2Q(1, 1) + P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = A_4B_4 + (A_4 \oplus B_4)C_3 = g_4 + p_4C_3 = g_4 + p_4g_3 + p_4p_3g_2 + p_4p_3p_2g_1 \\ E_4 = P_3P_3Q(2, 1) + P_3Q(2, 2) + P_3Q(2, 3) \\ E_4 = P_3P_3Q(2, 1) + P_3Q(2, 2) + P_3P_3Q(2, 1) + P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 1) + P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_4 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) + P_3P_3Q(2, 2) \\ E_5 = P_3P_3Q(2, 2) + P_3P_3$$



- 3) Design a full adder in Structural coding (The module name should be FA. And the file you include should be FA.v)
- 4) **Design black cell & blue cell in Structural coding** (The module name should be black\_cell & blue\_cell. And the file you include should be black\_cell.v & blue\_cell.v)
- 5) Design a 8-bit parallel-prefix-adder in hierarchical coding using black cell & blue cell as basic unit (The module name should be PPA8. And the file you include should be PPA8.v)
- 6) **Design a 32-bit parallel-prefix-adder in hierarchical coding** using previously designed PPA8 module. (The module name should be PPA32. And the file should be PPA32.v)




Signal	10	Bits	Description
а	Input	32	Addend
b	Input	32	Augend
sum	Output	32	Result after calculating
overflow	Output	1	Overflow detection

- 7) Simulate your design with the following test pattern in sample testbench. (Hint: The command for compiling is % vcs -R tb\_PPA32.v -full64) (Hint: The command for simulation is %vcs -R tb\_PPA32.v -debug\_access+all -full64 +define+FSDB)
- 8) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.

  (Hint: The command to open nWave is %nWave &)

  In addition, you should check your coding style, and make sure that there are no error messages and coverage with Superlint must > 90 %. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)
- 9) You only need to upload your v-code to moodle, <u>do not</u> paste your code here.






#### Prob C: Application


- 1) Design a 8\*8-bit multiplier
  - a. Using CLAs of Prob A
  - b. Using PPAs of Prob B
  - c. Design in gate level rather than behavioural modelling. (The module name should be Multiplier\_CLA & Multiplier\_PPA. And the file you include should be Multiplier\_CLA.v & Multiplier\_PPA.v)
- 2) Draw your hieratical structure.
- 3) You only need to upload your v-code to moodle, do not paste your code here.
- 4) Simulate your design with the testbench which includes all case of input. (Hint: The command for compiling is % vcs -R tb\_Multiplier.v -full64) (Hint: The command for simulation is % vcs -R tb\_Multiplier.v -debug access+all -full64 +define+FSDB)
- 10) Verify your design by comparing the simulation results with the results you predicted. If the results are not the same, please go back to 2) and revise your code. If the simulation results are correct, please snapshot the simulation result on the terminal and the waveform you dumped and explain your waveform.

  (Hint: The command to open nWave is %nWave &)

  In addition, you should check your coding style, there are no error messages and over 90% coverage with Superlint. Snapshot the result and calculate Superlint coverage. (Hint: The command to open Superlint is %jg -superlint superlint.tcl)



#### Your simulation result on the terminal. Terminal \_ 🗆 X File Edit View Search Terminal Help FSDB Dumper for VCS, Release Verdi U-2023.03-SP2, Linux x86 64/64bit, 08/28/2023🔼 (C) 1996 - 2023 by Synopsys, Inc. \*Verdi\* : Create FSDB file 'Multiplier CLA.fsdb' \*Verdi\* : Begin traversing the scopes, layer (0). \*Verdi\* : End of traversing. \*\* \*\* Congratulations !! \*\* \*\* /^\_\_\_ \*\* \*\* Simulation PASS!! \*\* |^ ^ ^ ^ \|w| \m \$finish called from file "tb\_Multiplier.v", line 90. \$finish at simulation time 32769000 VCS Simulation Report Time: 327690000 ps CPU Time: 2.750 seconds; Data structure size: 0.0Mb Fri Mar 8 22:42:13 2024 CPU time: .656 seconds to compile + .681 seconds to elab + .440 seconds to link + 2.801 seconds in simulation vlsicad9:/home/user2/vlsi24/vlsi2424/Lab2\_E24116152/Homework/Multiplier/Mult CLA Σ. Terminal \_ \_ × File Edit View Search Terminal Help FSDB Dumper for VCS, Release Verdi U-2023.03-SP2, Linux x86 64/64bit, 08/28/2023 (C) 1996 - 2023 by Synopsys, Inc. \*Verdi\* : Create FSDB file 'Multiplier PPA.fsdb' \*Verdi\* : Begin traversing the scopes, layer (0). \*Verdi\* : End of traversing. \*\* Ш \*\* Congratulations !! \*\* / 0.0 \*\* /^\_^\ \*\* Simulation PASS!! \*\* |^ ^ ^ ^ |w| \*\* \m \$finish called from file "tb\_Multiplier.v", line 91. \$finish at simulation time 32769000 VCS Simulation Report Time: 327690000 ps CPU Time: 4.600 seconds; Data structure size: 0.0Mb Fri Mar 8 22:45:51 2024 CPU time: .668 seconds to compile + .660 seconds to elab + .442 seconds to link + 4.667 seconds in simulation vlsicad9:/home/user2/vlsi24/vlsi2424/Lab2 E24116152/Homework/Multiplier/Mult PPA %



#### Explanation of your waveform:

從波型圖可以看出由 4 個 8-bit 加法器組成乘法器的架構,而且是 unsigned,以圖中數據為例, $65_{10}$  =  $01000001_2$  和  $252_{10}$  =  $11111100_2$  相 乘得到  $16380_{10}$  =  $00111111111111100_2$ ,可以驗證。




#### Different multiplier architectures - Wallace Tree Multiplier

使用一系列全加法器和半加法器來分階段對部分乘積求和,大致分為二步驟:

- 1. 將兩個輸入的 8 位元數字的每一個位元兩兩相乘。
- 2. 通過全加器和半加法器的層數將部分乘積的數量減少到兩個。

圖中最後一區的 C53~C62 為 S43 和 C42 到 S52 和 C51 的 Cout。



```
Your simulation result on the terminal.
# 140.116.156.6 - PuTTY
                                                                               FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2, Linux x86_64/64bit, 08/28/2023
(C) 1996 - 2023 by Synopsys, Inc.

*Verdi* : Create FSDB file 'Multiplier_CLA.fsdb'

*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
        *********
        ** Congratulations !!
        ** Simulation PASS!!
Sfinish called from file "tb_Multiplier.v", line 90.
$finish at simulation time 32769000
VCS Simulation Report
Time: 327690000 ps
CPU Time: 1.490 seconds; Data structure size: 0.0Mb
Tue Mar 12 17:46:32 2024
CPU time: .641 seconds to compile + .667 seconds to elab + .474 seconds to link
+ 1.536 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2424/Lab2_E24116152/Homework/Multiplier/Mult_WTM
```

Appendix A: Commands we will use to check your homework

Problem		Commands
ProbA	Compile	% vcs -R tb_CLA32.v -full64
	Simulate	% vcs -R tb_CLA32.v -debug_access+all -full64 +define+FSDB
ProbB	Compile	% vcs -R tb_PPA32.v -full64
	Simulate	% vcs -R tb_PPA32.v -debug_access+all -full64 +define+FSDB
ProbC	Compile	% vcs -R tb_Multiplier.v -full64
	Simulate	% vcs -R tb_Multiplier.v -debug_access+all -full64 +define+FSDB