# National Cheng Kung University Department of Electrical Engineering

# Introduction to VLSI CAD (Spring 2024)

## **Lab Session 7**

# Design of Local Binary Pattern Facial Recognition System

Name	Student ID			
劉冠妤		E24116152		
Practical		Points	Marks	
Lab 7_1	30			
Lab 7_2	65			
Report	5			
Demo	10			
Notes				

Due: 15:00 May 1, 2024@ moodle

**Summary** 

Hardware						
TOP		RTL(∨/X)		Synthesis( $\vee/X$ )		
Lab7_1		V		<b>V</b>		
Lab7_2	2		V		X	
Synthesis result						
Clock period(ns)	Area	Area Simulation time (ns)				
0.34	9791.28024	14		33478	3060036	
Superlint(number of inline messages, just write down the final design result, i.e. if you only						
finish lab7_1, write your Superlint result of lab7_1, otherwise, write down lab7_2 only)						
Total lines	Warning Error coverage(%)					
1873	329		0		82.43%	

Note: You must complete and fill out this form with your design information!!!

### **Deliverables**

- All Verilog codes including testbenches for each problem should be uploaded.
   NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy.
- 3) NOTE: 1. Please **DO NOT** upload waveforms (.fsdb or .vcd)!
- 4) If you upload a dead body which we can't even compile, you will get NO credit!
- 5) All Verilog file should get at least 90% SuperLint Coverage.
- 6) All homework requirements should be uploaded in this file hierarchy or you will not get full credit, if you want to use some sub modules in your design but you do not include them in your tar file, you will get 0 point.






Fig.1 File hierarchy for Homework submission

You are about to integrate all components (CLBP, HCU, Controller...) to form a LBP facial recognition system. The block diagram of system is as shown in **Fig2** and **Fig3**.



▲Fig2. The block diagram of system (external)



▲Fig3. The block diagram of system (internal)

# > Port list of top module:

# **≻** ТОР

Signal	1/0	Bit-width		Description
clk	-1	1	Clock signal	
rst	I	1	Reset signal	
enable	-1	1	Circuit enabli	ng signal
mode	I	1	Indication signs is training, 1 in	nal of whether the system is in prediction or training phase, 0 s prediction
gridX	I	4	Image sliced	portion in X direction, value is 8
gridY	I	4	Image sliced	portion in Y direction, value is 8
valid	-1	1	Indication tha	at current subject ID is valid
id	I	5	Subject ID	
hcu_finish	0	1		at HCU circuit is done(should be asserted every time a subject shed computing histogram)
label	0	5	Prediction res	sult, output ID value
minDistance	0	18		tance between the prediction histogram and the closest HIST_TRAIN_RAM
done	0	1	Indication tha	at prediction of one picture is finished
Signal	I/	O Bi	t-width	Description
gray_addr	C	)	12	Address signal connected to RAM_GRAY
gray_ren	C		1	Read enable signal to RAM_GRAY
gray_rdata	ı		8	Read data signal from RAM_GRAY
lbp_addr	C	)	12	Address signal connected to RAM_LBP
lbp_wen	C	)	1	Write enable signal to RAM_LBP
lbp_wdata	C	)	8	Write data signal to RAM_LBP
lbp_ren	C	)	1	Read enable signal to RAM_LBP
lbp_rdata	ı		8	Read data signal from RAM_LBP
theta	C	25(fi	xed-point)	Current neighbor's theta signal(unit is in radian)
theta_valid	C	)	1	Indication signal of current neighbor's theta is valid
cos_data	ı	25(fi	xed-point)	Cosine value of the theta(from testbench)
cos_valid			1	Indication signal of cosine value is valid
sin_data	ı	25(fi	xed-point)	Sine value of the theta(from testbench)
sin_valid			1	Indication signal of sine value is valid
lbp_finish	C	)	1	Indication signal of the CLBP circuit is finished

Signal	I/O	Bit-width	Description
id_addr	0	8	Address signal connected to ID_RAM
id_ren	0	1	Read enable signal to ID_RAM
id_rdata	-1	5	Read data signal from ID_RAM
id_wen	0	1	Write enable signal to ID_RAM
id_wdata	0	5	Write data signal to ID_RAM
hist_addr_train	0	21	Address signal connected to HIST_RAM_TRAIN
hist_wen_train	0	1	Write enable signal to HIST_RAM_TRAIN
hist_wdata_train	0	8	Write data signal to HIST_RAM_TRAIN
hist_ren_train	0	8	Read enable signal to HIST_RAM_TRAIN
hist_rdata_train	I	8	Read data signal from HIST_RAM_TRAIN
hist_addr_predict	0	21	Address signal connected to HIST_RAM_PREDICT
hist_wen_predict	0	1	Write enable signal to HIST_RAM_PREDICT
hist_wdata_predict	0	8	Write data signal to HIST_RAM_PREDICT
hist_ren_predict	0	8	Read enable signal to HIST_RAM_PREDICT
hist_rdata_predict	I	8	Read data signal from HIST_RAM_PREDICT

## > Port list of each module:

## ➤ CLBP

Signal	1/0	Bit-width	Description
clk	- 1	1	Clock signal
rst	- 1	1	Reset signal
enable	- 1	1	CLBP circuit enabling signal
gray_addr	0	12	Address signal connected to RAM_GRAY
gray_OE	0	1	Read enable signal to RAM_GRAY
gray_data	- 1	8	Read data signal from RAM_GRAY
lbp_addr	0	12	Address signal connected to RAM_LBP MUX to memory
lbp_WEN	0	1	Write enable signal to RAM_LBP
lbp_data	0	8	Write data signal to RAM_LBP
theta	0	25(fixed-point)	Current neighbor's theta signal (unit is in radian)
theta_valid	0	1	Indication signal of current neighbor's thetas is valid
cos_data	- 1	25(fixed-point)	Cosine value of the theta (from testbench)
cos_valid	- 1	1	Indication signal of cosine value is valid
sin_data	- 1	25(fixed-point)	Sine value of the theta(from testbench)
sin_valid	- 1	1	Indication signal of sine value is valid
finish	0	1	Indication signal of the LBP circuit is finished

## **≻** HCU

Signal	I/O	Bit-width		Description
clk	ı	1		Clock signal
rst	ı	1		Reset signal
mode	I	1		Indication signal of whether the system is in prediction or training phase, 0 is training, 1 is prediction
enable	- 1	1		HCU circuit enabling signal
gridX	1	4		Image sliced portion in X direction, value is 8
gridY	1	4		Image sliced portion in Y direction, value is 8
lbp_addr	0	12		Address signal connected to RAM_LBP MUX to memory
lbp_ren	0	1		Read enable signal to RAM_LBP
lbp_rdata	I	8		Read data signal from RAM_LBP
Signal	I/O	Bit-width		Description
hist_addr_train	0	21	Add	dress signal connected to HIST_RAM_TRAIN MUX to memory
hist_wen_train	0	1	Write enable signal to HIST_RAM_TRAIN	
hist_wdata_train	_		Write data signal to HIST_RAM_TRAIN	
	0	8	Wri	ite data signal to HIST_RAM_TRAIN
hist_ren_train	0	8		ite data signal to HIST_RAM_TRAIN ad enable signal to HIST_RAM_TRAIN MUX to memory
hist_ren_train hist_rdata_train			Rea	
	0	8	Rea	nd enable signal to HIST_RAM_TRAIN MUX to memory
hist_rdata_train	0 I	8	Rea Rea Add	nd enable signal to HIST_RAM_TRAIN MUX to memory ad data signal from HIST_RAM_TRAIN
hist_rdata_train hist_addr_predict	0 I 0	8 8 21	Rea Rea Add Wri	and enable signal to HIST_RAM_TRAIN MUX to memory and data signal from HIST_RAM_TRAIN dress signal connected to HIST_RAM_PREDICT MUX to memory
hist_rdata_train hist_addr_predict hist_wen_predict	0 I 0	8 8 21 1	Rea Rea Add Wri	ad enable signal to HIST_RAM_TRAIN MUX to memory ad data signal from HIST_RAM_TRAIN dress signal connected to HIST_RAM_PREDICT MUX to memory site enable signal to HIST_RAM_PREDICT
hist_rdata_train hist_addr_predict hist_wen_predict hist_wdata_predict	0 1 0 0	8 8 21 1 8	Rea Add Wri Wri Rea	and enable signal to HIST_RAM_TRAIN MUX to memory and data signal from HIST_RAM_TRAIN  dress signal connected to HIST_RAM_PREDICT MUX to memory at the enable signal to HIST_RAM_PREDICT at the data signal to HIST_RAM_PREDICT

## > Comparator

Signal	I/O	Bit-width	Description
clk	- 1	1	Clock signal
rst	- 1	1	Reset signal
enable	- 1	1	Comparator circuit enabling signal
histcount	- 1	8	# IDs encountered during training mode
distance	-1	1	DCU computed distance value
dcu_valid	- 1	1	Indication that the current distance value is valid
id	- 1	5	Id read data from ID_RAM
id_ren	0	1	Read enable signal to ID_RAM
id_counter	0	8	The current ID address it is processing MUX to memory
dcu_enable	0	1	DCU circuit enabling signal
label	0	5	Prediction result, output ID value
minDistance	0	18	Minimum distance between the prediction histogram and the closest histogram in HIST_TRAIN_RAM
hist_addr_offset	0	21	The address offset in HIST_RAM_TRAIN of the id it is processing currently
done	0	1	Indication signal of the Comparator circuit is finished

## Controller

Signal	I/O	Bit-width	Description
clk	ı	1	Clock signal
rst	- 1	1	Reset signal
mode	I	1	Indication signal of whether the system is in prediction or training phase, 0 is training, 1 is prediction
enable	- 1	1	Comparator circuit enabling signal
valid	- 1	1	Indication that current subject ID is valid
id	ı	5	Subject ID
id_addr	0	8	Address signal connected to ID_RAM MUX to memory
id_wen	0	1	Write enable signal to ID_RAM
id_wdata	0	5	Write data signal to ID_RAM
lbp_enable	0	1	CLBP circuit enabling signal
lbp_finish	- 1	1	Indication of the CLBP circuit is finished
ram_clbp	0	1	Indication that the CLBP circuit has the access to RAM_LBP

Signal	I/O	Bit-width	Description
gridX_i	- 1	4	Image sliced portion in X direction, value is 8, from testbench
gridY_i	1	4	Image sliced portion in Y direction, value is 8, from testbench
hcu_enable	0	1	HCU circuit enabling signal
gridX_o	0	4	Image sliced portion in X direction, value is 8, to HCU
gridY_o	0	4	Image sliced portion in Y direction, value is 8, to HCU
hcu_finish	- 1	1	Indication of the HCU circuit is finished
comparator_finish	-1	1	Indication of the Comparator circuit is finished
comparator_enable	0	1	Comparator circuit enabling signal
ram_comp	0	1	Indication that the Comparator circuit & DCU circuit has the access to ID_RAM, HIST_RAM_TRAIN, HIST_RAM_PREDICT

> Understanding the function:

Once system is initialized, it

- a) Receives gridX and gridY signal.
- b) Receive *valid* and *id* signal, then compute local binary pattern value and store the result into RAM LBP.
- c) In training mode, computes histogram information from RAM\_LBP and store it to HIST\_RAM\_TRAIN.
- d) Repeat step(b)~(c) until encounter prediction mode.
- e) Prediction mode is detected, goes to step(b).
- f) In prediction mode, computes histogram information from RAM\_LBP and store it to HIST\_RAM\_PREDICT.
- g) Comparator starts to work, control DCU to compute D, where D is defined as:


$$D = \sum_{p=1}^{n} (hist\_predict_p - hist\_train_p)^2$$
, where n is 16384(8x8x256).


- h) Loop step(g) for 7xN times, where N is the different subject count, and find the closest histogram in HIST\_RAM\_PREDICT w.r.t the prediction histogram computed in step(f), see p.18 in handout.
- i) Output label & minDistance & done signal.
- j) Repeat step(e) $^{\sim}$ (i) until testbench stops the simulation.

Describe your design in detail. You can draw internal architecture or block diagram to describe your dsign. If your submodule contains any FSM, you should also depict it and elaborate as well.


**Note**: **if you design your own internal architecture** other than using the provided one, please feel free to **alter the block** below, and add your own design as well as decribe them in detail.

■ CLBP






#### Comparator




### DCU



#### Controller

• Draw your state diagram in controller and explain it




- Your own internal architecture
  - ◆ Draw and explain if you design your own architecture, if don't, you can skip this section.
- 1) Complete the Controller, HCU, CLBP, DCU, Comparator, and TOP module, in the system. If you design your own architecture, please add the submodule list here!

Submodule list:


- 1. ...
- 2) Compile the verilog code to verify the operations of this module works properly.
- 3) Synthesize your *top.v* with following the constraints:
  - Clock period: no more than 2.0 ns.
  - Don't touch network: clk.
  - Wire load model: Wire load model: N16ADFP StdCellss0p72vm40c.
  - Synthesized verilog file: *top syn.v.*
  - Timing constraint file: top syn.sdf.

4) Please **attach your waveforms** and **specify your operations** on the waveforms. The more you elaborate, the higher the score is.


Lbp calculate




Hcu calculate read write into ram\_train and ram\_predict



#### Dcu calculate



## Output minDistance and label




#### 5) Show simulation result

#### Pre-sim

#### Post-sim

```
Terminal
2
                                                              _ 🗆 x
File Edit View Search Terminal Help
Prediction of subject P:
                       2 with pic T:
                                                 9.
Prediction sholud be 2, your answer is 2.
minDistance sholud be 6768, your answer is 262143.
      **********
      ** Prediction of Subject 2 FAILED!! **
      ***********
$finish called from file "top_tb.sv", line 609.
$finish at simulation time 33478060036
         VCS Simulation Report
Time: 33478060036 ps
CPU Time: 3556.390 seconds;
                            Data structure size: 11 0Mb
Fri May 3 10:51:34 2024
CPU time: 17.443 seconds to compile + 2.184 seconds to elab + 1.095 seconds to l
ink + 3556.433 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab7 E24116152/sim %
```

6) Show SuperLint coverage (top.v)



SuperLint coverage = 82.43%


7) Your clock period, total cell area, post simulation time (top.v) in screenshot.

Clock period: 0.34

```
Report.1 - Timing
                                                                                                                                                                                                                                                                                                                                                                                                                                                          _ 🗆 ×
            hcu/U4013/ZN (ND2D1BWP16P90LVT)
hcu/U4013/ZN (BUFFD1BWP16P90LVT)
hcu/U4012/Z (BUFFD1BWP16P90LVT)
hcu/U10813/ZN (NA2122D1BWP16P90LVT)
hcu/U1083/ZN (OAI222D1BWP16P90LVT)
hcu/U1083/ZN (OAI222D1BWP16P90LVT)
hcu/U1080/ZN (NR4D1BWP16P90LVT)
hcu/U4028/ZN (NR4D1BWP16P90LVT)
hcu/add_399/A[0] (HCU_DW01_inc_5)
hcu/add_399/A[0] (HCU_DW01_inc_5)
hcu/add_399/U1_1_3/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_3/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_4/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/add_399/U1_1_6/CO (HA1D1BWP16P90LVT)
hcu/U1293/ZN (A0I22D1BWP16P90LVT)
hcu/U1293/ZN (A0I22D1BWP16P90LVT)
hcu/U656/Z (BUFFD1BWP16P90LVT)
hcu/U2051/Z (BUFFD1BWP16P90LVT)
hcu/U2052/ZN (OAI22D1BWP16P90LVT)
hcu/U12052/ZN (OAI22D1BWP16P90LVT)
hcu/U12052/ZN (OAI22D1BWP16P90LVT)
hcu/U12052/ZN (OAI22D1BWP16P90LVT)
hcu/intensity_reg[154][7]/D (DFQD2BWP16P90LVT)
data arrival time

clock clk (rise edge)
    X
                                                                                                                                                                                                                                                                        86
                                                                                                                                                                                                                                                                                                                                                                                                                                            1.50 f
1.56 f
1.58 r
1.59 f
1.60 r
                                                                                                                                                                                                                                                                                                                                                                         1.60 r
1.61 f
                                                                                                                                                                                                                                                                                                                                                                                                                                               1.66
                                                                                                                                                                                                                                                                                                                                                                                                                                               1.68
                                                                                                                                                                                                                                                                                                                                                                                                                                            1.70 r
1.71 r
1.73 r
1.75 r
1.75 r
1.76 f
1.77 f
1.78 f
1.79 f
1.81 f
1.83 r
1.83 r
                clock clk (rise edge)
clock network delay (ideal)
clock uncertainty
hcu/intensity_reg[154][7]/CP (DFQD2BWP16P90LVT)
library setup time
data required time
                                                                                                                                                                                                                                                                                                                                                                                                                                           2.00
2.20
2.18
2.18 r
2.17
2.17
                                                                                                                                                                                                                                                                                                                                                                     2.00
0.20
-0.02
0.00
-0.01
                  data required time
data arrival time
                                                                                                                                                                                                                                                                                                                                                                                                                                        2.17
-1.83
                  slack (MET)
                                                                                                                                                                                                                                                                                                                                                                                                                                              0.34
        ***** End Of Report *****
```

Total cell area: 9791.280244



Post simulation time:

8) Please describe how you optimize your design when you run into problems in synthesis .ex: plug in some registers between two instances to shorten your datapath, resource sharing for some registers to reduce your cell area.

I add all the incoming values sequentially to a register, so I don't need to read values from the predict RAM and train RAM.

#### Lessons learned from this lab

This lab focused on histogram and prediction, providing valuable experience in Verilog programming for signal handling and logic design. It enhanced my ability to describe digital circuits and work on practical implementations. The project also improved my problem-solving skills.

Suggestions for us (we appreciate your feedback)
The diagram in the lecture notes could be labeled more clearly.

Please compress all the following files into one compressed file (".tar " format) and submit through Moodle website:

#### **\*\*** NOTE:

- 1. If there are other files used in your design, please attach the files too and make sure they're properly included.
- 2. Simulation commands

Lab7	Commands
superlint	% cd script % jg –superlint superlint.tcl
synthesis	% cd script % dv –f synthesis.tcl
Pre-sim	% cd sim % vcs -R -sverilog top_tb.sv -debug_access+all -full64
Post-sim	% cd sim % vcs -R -sverilog top_tb.sv -debug_access+all -full64 +define+SDF+SYN
Dump waveform	+define+FSDB

Don't use +define+FSDB when running post-sim, it'll occupy substantial amount of memory!