

National Cheng Kung University

Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2024)

Lab Session 3

Design of ALU and Multiplication Using Verilog Coding

Name	Student ID	
劉冠妤	E24116152	
Practical Sections:	Points	Marks
Prob A	30	
Prob B	30	
Prob C	20	
Report	15	
File hierarchy, naming...etc.	5	
Notes		

Due Date: 15:00, March 13, 2024 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
NOTE: Please **DO NOT** upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

Prob A: Arithmetic Logic Unit

Design your Verilog code with the following specifications:



1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	$\text{src1}_{\text{signed}} + \text{src2}_{\text{signed}}$
00001	SUB	$\text{src1}_{\text{signed}} - \text{src2}_{\text{signed}}$
00010	OR	$\text{src1} \text{ or } \text{src2}$
00011	AND	$\text{src1} \text{ and } \text{src2}$
00100	XOR	$\text{src1} \text{ xor } \text{src2}$
00101	NOT	Inversion of <code>src1</code>
00110	NAND	$\text{src1} \text{ nand } \text{src2}$
00111	NOR	$\text{src1} \text{ nor } \text{src2}$

alu_op	Operation	Description
01011	SLT	$\text{alu_out} = (\text{src1}_{\text{signed}} < \text{src2}_{\text{signed}}) ? 32'd1 : 32'd0$
01100	SLTU	$\text{alu_out} = (\text{src1}_{\text{unsigned}} < \text{src2}_{\text{unsigned}}) ? 32'd1 : 32'd0$
01101	SRA	$\text{alu_out} = \text{src1}_{\text{signed}} \gg \text{src2}_{\text{unsigned}}$
01110	SLA	$\text{alu_out} = \text{src1}_{\text{signed}} \ll \text{src2}_{\text{unsigned}}$
01111	SRL	$\text{alu_out} = \text{src1}_{\text{unsigned}} \gg \text{src2}_{\text{unsigned}}$
10000	SLL	$\text{alu_out} = \text{src1}_{\text{unsigned}} \ll \text{src2}_{\text{unsigned}}$
10001	ROTR	$\text{alu_out} = \text{src1}$ rotate right by "src2 bits"
10010	ROTL	$\text{alu_out} = \text{src1}$ rotate left by "src2 bits"
10011	MUL	$\text{alu_out} = \text{lower 32 bits of } (\text{src1} * \text{src2})$
10100	MULH	$\text{alu_out} = \text{upper 32 bits of } (\text{src1}_{\text{signed}} * \text{src2}_{\text{signed}})$
10101	MULHSU	$\text{alu_out} = \text{upper 32 bits of } (\text{src1}_{\text{signed}} * \text{src2}_{\text{unsigned}})$
10110	MULHU	$\text{alu_out} = \text{upper 32 bits of } (\text{src1}_{\text{unsigned}} * \text{src2}_{\text{unsigned}})$

- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
0.0	3961.820251	3.8089mW

Please attach your design waveforms.

Your simulation result on the terminal.

```

140.116.156.10 - PuTTY
210 opcode = 13, src1 = 12345678, src2 = f0f0f0f0, alu_out = 11
223343, alu_overflow = 0


*****
**                                     **
**  Congratulations !!              **
**                                     **
**  Simulation PASS!!              **
**                                     **
*****

$finish called from file "ALU_tb.v", line 315.
$finish at simulation time          31000
      V C S   S i m u l a t i o n   R e p o r t
Time: 310000 ps
CPU Time:      0.570 seconds;      Data structure size:  0.0Mb
Fri Mar 15 21:46:17 2024
CPU time: .440 seconds to compile + .376 seconds to elab + .462 seconds to link
+ .601 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2424/Lab3_E24116152/ProbA %


```

Your waveform (RTL & Synthesis) :


complete RTL waveform:




local RTL waveform:



local Synthesis waveform:



SuperLint Coverage



Warning lines = 1

Total lines = 120

Coverage percentage = 99.167%

Prob B-1: Practice fixed point

Design your Verilog code with the following specifications: Number format: **unsigned** numbers.

- c. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- d. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
0.01	79.418881	$5.7229 \times 10^{-5} \text{W}$

Please attach your design waveforms.

Your simulation result on the terminal.

```

140.116.156.10 - PuTTY
in1 = 28, in2 = 60, out = 0f
in1 = 28, in2 = 10, out = 03


*****
**                                     **
** Congratulations !!                 **
** Simulation PASS!!                 **
**                                     **
**                                     **
**                                     **
*****

$finish called from file "fixedpoint_tb.v", line 82.
$finish at simulation time      4000
      V C S  S i m u l a t i o n  R e p o r t
Time: 40000 ps
CPU Time:      0.580 seconds;      Data structure size:  0.0Mb
Fri Mar 15 22:10:37 2024
CPU time: .432 seconds to compile + .373 seconds to elab + .469 seconds to link
+ .619 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2424/Lab3_E24116152/ProbB/fixedpoint %


```

Your waveform (RTL & Synthesis) :


RTL waveform:



Synthesis waveform:



SuperLint Coverage



Warning lines = 0

Total lines = 17

Coverage percentage = 100%

Prob B-2: Practice fixed point (signed)

Design your Verilog code with the following specifications: Number format: **signed** numbers.


- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
0.0	104.250243	$8.0239 \times 10^{-2} \text{W}$

Please attach your design waveforms.

Your simulation result on the terminal.



```
140.116.156.10 - PuTTY
in1 = e8, in2 = 30, out = fb
in1 = ec, in2 = 30, out = fc

*****
**                                     **
** Congratulations !!                 **
** Simulation PASS!!                 **
**                                     **
*****

$finish called from file "fixedpoint_s_tb.v", line 82.
$finish at simulation time          4000
      V C S   S i m u l a t i o n   R e p o r t
Time: 40000 ps
CPU Time:      0.650 seconds;      Data structure size:  0.0Mb
Fri Mar 15 22:11:21 2024
CPU time: .449 seconds to compile + .436 seconds to elab + .539 seconds to link
+ .695 seconds in simulation
vlsicad9:/home/user2/vlsi24/vlsi2424/Lab3_E24116152/ProbB/fixedpoint_s %
```

Your waveform (RTL & Synthesis) :

[illegible][illegible]

Total lines = 31

Page 11 of 14

Prob C: Performance comparison

Synthesize the 8*8-bit CLA multiplier implemented in Lab2 and the given 8*8-bit multiplier separately.

You should answer the following questions:

1. Determine the lowest achievable clock period for both, along with the corresponding area and power consumption.

	Clock period	Timing (slack)	Area (total cell area)	Power (total)
CLA multiplier	0.50	0.0	221.667845	0.1572mW
"*" operator	0.40	0.0	74.908801	$5.0555 \times 10^{-2} \text{W}$

2. Considering clock period and area, which structure has the better performance.

The "*" operator structure has better performance because its clock period is smaller than that of the CLA multiplier, and its total cell area is almost one-third of the total cell area of the CLA multiplier, which means that it has better performance.

At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

From this class I learned implementation of combinational logic and design of an Arithmetic Logic Unit (ALU), Multiplication of Fixed Point Number and the most impressive thing is Synthesis of Combinational Logic. After several implementations in the computer classroom A, I am now more proficient in operating these programs. However, I still often encounter problems with instructions that need to be repeated many times because the process is not planned well or details are missed. I also encountered a puzzling problem. The contents of the newly purchased USB suddenly became garbled after a few uses. My other USB could not be read at all on the SOC lab computers, and I still cannot enter the soc lab with my student ID card. Although the process is a bit cumbersome, it feels great to discuss it with friends and go to the computer classroom together.

Problem		Command
ProbA	Compile	% vcs -R ALU.v -full64
	Simulate	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R ALU_tb.v -debug_access+all -full64 +define+FSDB+syn
ProbB-1	Compile	% vcs -R fixedpoint.v -full64
	Simulate	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_tb.v -debug_access+all -full64 +define+FSDB+syn
ProbB-2	Compile	% vcs -R fixedpoint_s.v -full64
	Simulate	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB
	Synthesis	% vcs -R fixedpoint_s_tb.v -debug_access+all -full64 +define+FSDB+syn

Appendix A : Commands we will use to check your homework