National Cheng Kung University Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2024)

Lab Session 4

Register Files, Manhattan Distance and LFSR

Name	Name Student ID	
劉冠妤	E24116152	
Practical Sections	Points	Marks
Prob A	30	
Prob B	30	
Prob C	20	
Report	15	
File hierarchy, namingetc.	5	
Notes:	<u> </u>	

Due Date: 15:00, March 27, 2024 @ moodle

Deliverables

- All Verilog codes including testbenches for each problem should be uploaded.
 NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.

NOTE: Please **DO NOT** upload waveforms!

- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least 90% superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

Prob A: SIPO Register File



1. Based on the SIPO register file structure in LabA, please design a 128 x 32 SIPO register file with 5 output ports.

2. Port list


Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	register file enable
reg_write	input	1	$0 \rightarrow \text{read } 1 \rightarrow \text{write}$
src_addr	input	7	source address
write_addr	input	7	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2
src3	output	32	read data source3
src4	output	32	read data source4
src5	output	32	read data source5

3. Show the simulation result on the terminal.


```
140.116.156.6 - PuTTY
                                                                     ×
         127] = 00000000
           Congratulations !!
           Simulation PASS!!
finish called from file "regfile sipo tb.v", line 160.
$finish at simulation time
         VCS Simulation
                                      Report
Time: 326000 ps
CPU Time:
            0.550 seconds;
                                  Data structure size:
Wed Mar 20 17:27:40 2024
CPU time: .400 seconds to compile + .475 seconds to elab + .316 seconds to link
 .588 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4 E24XXXXXX/ProbA %
```

4. Show waveforms to explain that your register work correctly when read and write.


When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, $src_addr = 1 \rightarrow write_data$ is written into src_1




When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, $src_addr = 2 \rightarrow write_data$ is written into $src_addr = 2 \rightarrow write_data$




When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, $src_addr = 3 \rightarrow write_data$ is written into src_3



When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, $src_addr = 4 \rightarrow write_data$ is written into src_4




When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, $src_addr = 5 \rightarrow write_data$ is written into src_5




We can understand the operation of Serial-In Parallel-Out Register File through waveform diagrams. The latter part of the waveform diagram is reading. When the clock signal rises along the positive edge, the read value is output.

5. Show SuperLint coverage



Coverage = 98.38%

Prob B: Finding Smallest Distance



1. Please design a circuit that will find the smallest distance between the input feature and input colors, based on the structure given in the LAB4 slide.

2. Port listManhattan:

Signal	Туре	Bits	Description
clk	input	1	Clock pin.
rst	input	1	Reset pin.
clear	input	1	Set all registers to 0.
c_en	input	1	Write compared colors enable. When c_en is high, then c_in0~7 is available.
if_en	input	1	Write input pixel enable. When if_en is high, then if_in is available.
c_in0~7	input	24 each	Input color data.
if_in	input	24	Input input feature data.
d_0~7	output	10 each	Output distance data.

Min:


Signal	Туре	Bits	Description
d_0~7	input	10 each	Input data.
out_index	output	3	Output index.
out_distance	output	10	Output minimum distance.

3. Show the simulation result on the terminal.




4. Show waveforms to explain that your design works correctly.


From the waveform diagram, we can see that after the data is read in first, the calculated minimum distance and indexs are output only when the positive edge is triggered.




But when the clear signal is positive, it is not triggered with the positive edge of the clock, because this is my design.



Under normal circumstances, the changes are triggered by the positive edge of the clock signal.



5. Show SuperLint coverage



Coverage = 98.61%

Prob C: LFSR

1. Please design an 8-bit-LFSR, with the given feedback function in the LAB4 slide.

2. Port list

Signal	Туре	Bits	Description
clk	input	1	Clock pin.
rst	input	1	Reset pin. Reset all of the flip flops to zeros.
seed_val	input	1	the flip flops take seed as the initial state. the flip flops works as linear feedback shift register.
seed	input	8	Initial state value of LFSR.
d	output	8	Output value of LFSR

Feedback function

$d[0] = (d[7] \wedge d[5]) \wedge (d[4] \wedge d[2])$

4. Show waveforms to explain that your LFSR module works correctly.

Take this wave pattern as an example:

d = 1111_1011, seed_val = 0

On the positive edge of the next clock signal, d shift left one bit, and d[0] is equal to $(d[7]^d[5]) \wedge (d[4] \wedge d[2])$ which is $(1^1)^(1^0) = 1$.


So the next d = 1111_0111, the waveform results are consistent with the expected results.



5. Show the simulation result on the terminal.

```
140.116.156.6 - PuTTY
                                                                             ×
                2570 output = 193, expect = 193
2580 output = 131, expect = 131
                                            |<u>|</u>||
| 0.0
        ** Congratulations !!
        ** Simulation PASS!!
                                        |^ ^ ^ ^ |w|
$finish called from file "LFSR tb.v", line 54.
$finish at simulation time
        VCS Simulation Report
Time: 2590000 ps
CPU Time: 0.530 seconds; Data structure size: 0.0Mb
Thu Mar 21 14:31:04 2024
CPU time: .404 seconds to compile + .461 seconds to elab + .299 seconds to link
+ .563 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4 E24XXXXXX/ProbC %
```

6. Show SuperLint coverage



Coverage = 100%

At last, please write the lesson you learned from Lab4

In this experiment, I learned what Serial-In Parallel-Out Register is. Although this is something I have never been exposed to before, the lecture notes are very clear and easy to understand. In addition, I also learned about Manhattan distance and applied it in practice. I found that the concepts of blocking and nonblocking in Verilog are very important, because I made many mistakes in the experiment because of unclear concepts. Finally, I learned the principle and practical application of Linear feedback shift register, and I found that it was not as difficult as I thought. After these implementations, I am more familiar with Verilog's syntax and design concepts.

Appendix A : Commands we will use to check your homework

Problem		Command
2 1 4	Compile	% vcs -R regfile_sipo.v -full64
Prob A	Simulate	% vcs -R regfile_sipo_tb.v -debug_access+all -full64 +define+FSDB
Compile		% vcs -R top.v -full64
Prob B	Simulate	% vcs -R top_tb.v -debug_access+all -full64 +define+FSDB
Compile % vcs		% vcs -R LFSR.v -full64
PIODC	Simulate	% vcs -R LFSR_tb.v -debug_access+all -full64 +define+FSDB