

National Cheng Kung University

Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2024)

Lab Session 4

Register Files, Manhattan Distance and LFSR

Name	Student ID	
劉冠好	E24116152	
Practical Sections	Points	Marks
Prob A	30	
Prob B	30	
Prob C	20	
Report	15	
File hierarchy, naming...etc.	5	
Notes:		

Due Date: 15:00, March 27, 2024 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
NOTE: Please **DO NOT** upload waveforms!
- 3) **Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.**
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) **File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands**





Fig.1 File hierarchy for Homework submission

Prob A: SIPO Register File



- Based on the SIPO register file structure in LabA, please design a **128 x 32** SIPO register file with **5** output ports.
- Port list

Signal	Type	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	register file enable
reg_write	input	1	0 → read 1 → write
src_addr	input	7	source address
write_addr	input	7	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2
src3	output	32	read data source3
src4	output	32	read data source4
src5	output	32	read data source5

3. Show the simulation result on the terminal.

```

140.116.156.6 - PuTTY
R[      126] = 00000000
R[      127] = 00000000


*****
**                                     **
** Congratulations !!                 **
**                                     **
** Simulation PASS!!                 **
**                                     **
*****

$finish called from file "regfile_sipo_tb.v", line 160.
$finish at simulation time          32600
      V C S   S i m u l a t i o n   R e p o r t
Time: 326000 ps
CPU Time:      0.550 seconds;      Data structure size:  0.0Mb
Wed Mar 20 17:27:40 2024
CPU time: .400 seconds to compile + .475 seconds to elab + .316 seconds to link
+ .588 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4_E24XXXXXX/ProbA %


```

4. Show waveforms to explain that your register work correctly when **read** and **write**.


When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, `src_addr = 1` → `write_data` is written into `src1`



When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, `src_addr = 2` → `write_data` is written into `src2`



When the pulse is triggered on the positive edge, and the register file is enabled and in read mode, `src_addr = 3` → `write_data` is written into `src3`




[illegible]

The screenshot shows the Cadence IDE interface. The top menu bar includes 'Session 0 - JasperGold Appr 1 - (ProjA)@project - Main'. The 'Superblock' menu is open, showing options: 'File', 'Design Setup...', 'Superblock...', 'Formal Verification...', and 'Search...'. The 'Design Setup...' option is highlighted. The 'Design Setup' dialog box is open, showing the 'Design Setup' tab. The 'Design Setup' tab is active, and the 'Design Setup' dialog box is open. The 'Design Setup' dialog box has a 'Design Setup' tab and a 'Design Setup' button. The 'Design Setup' dialog box is open, and the 'Design Setup' tab is active. The 'Design Setup' dialog box is open, and the 'Design Setup' tab is active. The 'Design Setup' dialog box is open, and the 'Design Setup' tab is active.



Coverage = 98.38%

Prob B: Finding Smallest Distance



1. Please design a circuit that will find the smallest distance between the input feature and input colors, based on the structure given in the LAB4 slide.

2. Port list

Manhattan:

Signal	Type	Bits	Description
<code>clk</code>	input	1	Clock pin.
<code>rst</code>	input	1	Reset pin.
<code>clear</code>	input	1	Set all registers to 0.
<code>c_en</code>	input	1	Write compared colors enable. When <code>c_en</code> is high, then <code>c_in0~7</code> is available.
<code>if_en</code>	input	1	Write input pixel enable. When <code>if_en</code> is high, then <code>if_in</code> is available.
<code>c_in0~7</code>	input	24 each	Input color data.
<code>if_in</code>	input	24	Input input feature data.
<code>d_0~7</code>	output	10 each	Output distance data.

Min:

Signal	Type	Bits	Description
d_0~7	input	10 each	Input data.
out_index	output	3	Output index.
out_distance	output	10	Output minimum distance.

3. Show the simulation result on the terminal.

```


140.116.156.6 - PuTTY
-----
*****
**                                     **
**      Congratulations !!           **      /\_||
**                                     **      / 0.0 |
**      Simulation PASS!!           **      /  ^ ^ ^ \ |
**                                     **      | ^ ^ ^ ^ |w|
**                                     **      \m__m_|_|
*****

$finish called from file "top_tb.v", line 145.
$finish at simulation time          17000
      V C S   S i m u l a t i o n   R e p o r t
Time: 170000 ps
CPU Time:      0.530 seconds;      Data structure size:  0.0Mb
Thu Mar 21 14:27:21 2024
CPU time: .425 seconds to compile + .457 seconds to elab + .297 seconds to link
+ .569 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4_E24XXXXXX/ProbB %


```

4. Show waveforms to explain that your design works correctly.


From the waveform diagram, we can see that after the data is read in first, the calculated minimum distance and indexes are output only when the positive edge is triggered.




But when the clear signal is positive, it is not triggered with the positive edge of the clock, because this is my design.



Under normal circumstances, the changes are triggered by the positive edge of the clock signal.



5. Show SuperLint coverage



Coverage = 98.61%

Prob C: LFSR

1. Please design an 8-bit-LFSR, with the given feedback function in the LAB4 slide.
2. Port list

Signal	Type	Bits	Description
clk	input	1	Clock pin.
rst	input	1	Reset pin. Reset all of the flip flops to zeros.
seed_val	input	1	1: the flip flops take seed as the initial state. 0: the flip flops works as linear feedback shift register.
seed	input	8	Initial state value of LFSR.
d	output	8	Output value of LFSR

- ### 3. Feedback function

$$d[0] = (d[7] \wedge d[5]) \wedge (d[4] \wedge d[2])$$


4. Show waveforms to explain that your LFSR module works correctly.

Take this wave pattern as an example:


d = 1111 1011, seed val = 0

On the positive edge of the next clock signal, d shift left one bit, and d[0] is equal to $(d[7] \wedge d[5]) \wedge (d[4] \wedge d[2])$ which is $(1^1 1)^{\wedge} (1^1 0) = 1$.

So the next `d = 1111_0111`, the waveform results are consistent with the expected results.



5. Show the simulation result on the terminal.



The screenshot shows a PuTTY terminal window titled "140.116.156.6 - PuTTY". The terminal output displays simulation results for two test cases: 2570 and 2580. Both cases show "output = 193, expect = 193" and "output = 131, expect = 131" respectively. Below this, a congratulatory message "Congratulations !! Simulation PASS!!" is displayed, accompanied by a simple ASCII art drawing of a person with arms raised. The terminal then shows the end of the simulation with "\$finish called from file 'LFSR_tb.v', line 54." and "\$finish at simulation time 259000". A "V C S Simulation Report" follows, indicating a total time of 2590000 ps, a CPU time of 0.530 seconds, and a data structure size of 0.0Mb. The date and time are listed as "Thu Mar 21 14:31:04 2024". The CPU time breakdown is: .404 seconds to compile + .461 seconds to elab + .299 seconds to link + .563 seconds in simulation. The terminal ends with the command "vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4_E24XXXXXX/ProbC %".


```
2570 output = 193, expect = 193
2580 output = 131, expect = 131

*****
**                                     **
** Congratulations !!                 **
**                                     **
** Simulation PASS!!                 **
**                                     **
*****

                                     |__||
                                     / 0.0 |
                                     / ^ ^ ^ \ |
                                     | ^ ^ ^ ^ |w|
                                     \m__m_|_|

$finish called from file "LFSR_tb.v", line 54.
$finish at simulation time      259000
      V C S  S i m u l a t i o n  R e p o r t
Time: 2590000 ps
CPU Time:      0.530 seconds;      Data structure size:   0.0Mb
Thu Mar 21 14:31:04 2024
CPU time: .404 seconds to compile + .461 seconds to elab + .299 seconds to link
+ .563 seconds in simulation
vlsicad6:/home/user2/vlsi24/vlsi2424/Lab4_E24XXXXXX/ProbC %
```

6. Show SuperLint coverage



The screenshot shows the Cadence SuperLint tool interface. The top panel displays the "SuperLint" menu and various tool options. The middle panel shows the "SuperLint Messages View" with a list of messages. The bottom panel shows the "SuperLint Coverage View" with a table of coverage data. The table has two columns: "File" and "Coverage". The first row shows "LFSR_tb.v" with a coverage of 100%. The second row shows "LFSR_tb.v" with a coverage of 100%. The third row shows "LFSR_tb.v" with a coverage of 100%. The fourth row shows "LFSR_tb.v" with a coverage of 100%. The fifth row shows "LFSR_tb.v" with a coverage of 100%. The sixth row shows "LFSR_tb.v" with a coverage of 100%. The seventh row shows "LFSR_tb.v" with a coverage of 100%. The eighth row shows "LFSR_tb.v" with a coverage of 100%. The ninth row shows "LFSR_tb.v" with a coverage of 100%. The tenth row shows "LFSR_tb.v" with a coverage of 100%. The eleventh row shows "LFSR_tb.v" with a coverage of 100%. The twelfth row shows "LFSR_tb.v" with a coverage of 100%. The thirteenth row shows "LFSR_tb.v" with a coverage of 100%. The fourteenth row shows "LFSR_tb.v" with a coverage of 100%. The fifteenth row shows "LFSR_tb.v" with a coverage of 100%. The sixteenth row shows "LFSR_tb.v" with a coverage of 100%. The seventeenth row shows "LFSR_tb.v" with a coverage of 100%. The eighteenth row shows "LFSR_tb.v" with a coverage of 100%. The nineteenth row shows "LFSR_tb.v" with a coverage of 100%. The twentieth row shows "LFSR_tb.v" with a coverage of 100%. The twenty-first row shows "LFSR_tb.v" with a coverage of 100%. The twenty-second row shows "LFSR_tb.v" with a coverage of 100%. The twenty-third row shows "LFSR_tb.v" with a coverage of 100%. The twenty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The twenty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The twenty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The twenty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The twenty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The twenty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The thirtieth row shows "LFSR_tb.v" with a coverage of 100%. The thirty-first row shows "LFSR_tb.v" with a coverage of 100%. The thirty-second row shows "LFSR_tb.v" with a coverage of 100%. The thirty-third row shows "LFSR_tb.v" with a coverage of 100%. The thirty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The thirty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The thirty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The thirty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The thirty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The thirty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The fortieth row shows "LFSR_tb.v" with a coverage of 100%. The forty-first row shows "LFSR_tb.v" with a coverage of 100%. The forty-second row shows "LFSR_tb.v" with a coverage of 100%. The forty-third row shows "LFSR_tb.v" with a coverage of 100%. The forty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The forty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The forty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The forty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The forty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The forty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The fiftieth row shows "LFSR_tb.v" with a coverage of 100%. The fifty-first row shows "LFSR_tb.v" with a coverage of 100%. The fifty-second row shows "LFSR_tb.v" with a coverage of 100%. The fifty-third row shows "LFSR_tb.v" with a coverage of 100%. The fifty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The fifty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The fifty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The fifty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The fifty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The fifty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The sixtieth row shows "LFSR_tb.v" with a coverage of 100%. The sixty-first row shows "LFSR_tb.v" with a coverage of 100%. The sixty-second row shows "LFSR_tb.v" with a coverage of 100%. The sixty-third row shows "LFSR_tb.v" with a coverage of 100%. The sixty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The sixty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The sixty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The sixty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The sixty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The sixty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The seventieth row shows "LFSR_tb.v" with a coverage of 100%. The seventy-first row shows "LFSR_tb.v" with a coverage of 100%. The seventy-second row shows "LFSR_tb.v" with a coverage of 100%. The seventy-third row shows "LFSR_tb.v" with a coverage of 100%. The seventy-fourth row shows "LFSR_tb.v" with a coverage of 100%. The seventy-fifth row shows "LFSR_tb.v" with a coverage of 100%. The seventy-sixth row shows "LFSR_tb.v" with a coverage of 100%. The seventy-seventh row shows "LFSR_tb.v" with a coverage of 100%. The seventy-eighth row shows "LFSR_tb.v" with a coverage of 100%. The seventy-ninth row shows "LFSR_tb.v" with a coverage of 100%. The eightieth row shows "LFSR_tb.v" with a coverage of 100%. The eighty-first row shows "LFSR_tb.v" with a coverage of 100%. The eighty-second row shows "LFSR_tb.v" with a coverage of 100%. The eighty-third row shows "LFSR_tb.v" with a coverage of 100%. The eighty-fourth row shows "LFSR_tb.v" with a coverage of 100%. The eighty-fifth row shows "LFSR_tb.v" with a coverage of 100%. The eighty-sixth row shows "LFSR_tb.v" with a coverage of 100%. The eighty-seventh row shows "LFSR_tb.v" with a coverage of 100%. The eighty-eighth row shows "LFSR_tb.v" with a coverage of 100%. The eighty-ninth row shows "LFSR_tb.v" with a coverage of 100%. The ninetieth row shows "LFSR_tb.v" with a coverage of 100%. The ninety-first row shows "LFSR_tb.v" with a coverage of 100%. The ninety-second row shows "LFSR_tb.v" with a coverage of 100%. The ninety-third row shows "LFSR_tb.v" with a coverage of 100%. The ninety-fourth row shows "LFSR_tb.v" with a coverage of 100%. The ninety-fifth row shows "LFSR_tb.v" with a coverage of 100%. The ninety-sixth row shows "LFSR_tb.v" with a coverage of 100%. The ninety-seventh row shows "LFSR_tb.v" with a coverage of 100%. The ninety-eighth row shows "LFSR_tb.v" with a coverage of 100%. The ninety-ninth row shows "LFSR_tb.v" with a coverage of 100%. The hundredth row shows "LFSR_tb.v" with a coverage of 100%.

Coverage = 100%

At last, please write the lesson you learned from Lab4

In this experiment, I learned what Serial-In Parallel-Out Register is. Although this is something I have never been exposed to before, the lecture notes are very clear and easy to understand. In addition, I also learned about Manhattan distance and applied it in practice. I found that the concepts of blocking and nonblocking in Verilog are very important, because I made many mistakes in the experiment because of unclear concepts. Finally, I learned the principle and practical application of Linear feedback shift register, and I found that it was not as difficult as I thought. After these implementations, I am more familiar with Verilog's syntax and design concepts.

Appendix A : Commands we will use to check your homework

Problem		Command
Prob A	Compile	% vcs -R regfile_sipo.v -full64
	Simulate	% vcs -R regfile_sipo_tb.v -debug_access+all -full64 +define+FSDB
Prob B	Compile	% vcs -R top.v -full64
	Simulate	% vcs -R top_tb.v -debug_access+all -full64 +define+FSDB
Prob C	Compile	% vcs -R LFSR.v -full64
	Simulate	% vcs -R LFSR_tb.v -debug_access+all -full64 +define+FSDB