Introduction to AVX Vectorization using C

DR. MATTHEW SMITH, MSMITH@ASTRO.SWIN.EDU.AU

Simplest Possible Beginnings

Consider this standard C code performing a simple vector computation:

$$c_i = \sqrt{a_i^2 + b_i^2}$$

for i = 0 to N-1 (Since we are using C)

In this code we use a for loop to go over all N values of a and b to compute C.

Is this code the best possible code?

```
Sequential demonstration prepared for AVX Cookies 'n' Code Session
 Dr. Matthew Smith, msmith@astro.swin.edu.au */
include <stdio.h>
include <malloc.h>
include <math.h>
roid Compute C(float *x, float *y, float *z, int N);
nt main() {
                         // N = size of problem, a power of 2 is good.
       float *a, *b, *c; // Three vectors containing N elements
      float error = 0.0; // Used later for testing
      size t size = N*sizeof(float);
       int i;
      // Allocate memory
      a = (float*)malloc(size); b = (float*)malloc(size); c = (float*)malloc(size);
      // Initialise a and b vectors
      for (i = 0; i < N; i++) {
              a[i] = (float)i; b[i] = (float)(2*i);
      Compute C(a, b, c, N);
      // Check the result
       for (i = 0; i < N; i++) {
               error = error + c[i] - sqrtf(a[i]*a[i] + b[i]*b[i]);
      printf("Error = %g\n", error);
       free(a); free(b); free(c);
      printf("Computation Complete\n");
       return 0;
roid Compute C(float *x, float *y, float *z, int N) {
       int i;
       for (i = 0; i < N; i++) {
              z[i] = sqrtf(x[i]*x[i] + y[i]*y[i]);
```

Simplest Possible Beginnings

The makefile here:

```
all:

g++ main.cpp -c -03

g++ main.o -03 -o test.run
```

We might use -O3 to get the fastest possible performance. This level of optimization should include vectorization. Perhaps we better check:

Disassemble the object to view the assembly-like code: objdump –d main.o > outputfile.txt

Simplest Possible Beginnings

What exactly is going on?

- The computation is happening in the XMM1 and XMM0 registers.
- These computations are sequential: how do we know?


mulss, adds, sqrtss → Sequential operations.

Immediately we can conclude that this code is **not** making the most out of the hardware.

```
00000000000000000 < Z9Compute CPfS S i>:
       85 c9
                                test
                                       %ecx, %ecx
       7e 4f
                                       53 < Z9Compute CPfS S i+0x53>
                                jle
       55
                                push
       8d 41 ff
                                lea
                                       -0x1(%rcx), %eax
  8:
       53
                                push
                                       %rbx
       48 8d 2c 85 04 00 00
                                       0x4(, %rax, 4), %rbp
                                lea
 10:
       00
                                       %ebx, %ebx
 11:
       31 db
                                xor
       48 83 ec 28
 13:
                                       $0x28,%rsp
                                sub
       66 Of 1f 84 00 00 00
 17:
                                       0x0(%rax,%rax,1)
                                nopw
 1e:
       00 00
       f3 Of 10 Oc 1f
                                       (%rdi, %rbx, 1), %xmm1
 20:
       f3 Of 10 O4 1e
                                      (%rsi,%rbx,1),%xmm0
                                movss
 2a:
       f3 Of 59 c9
                                mulss %xmm1, %xmm1
 2e: f3 Of 59 c0
                                mulss %xmm0,%xmm0
 32: f3 Of 58 c8
                                       %xmm0,%xmm1
 36:
      f3 Of 51 c1
                                sgrtss %xmm1,%xmm0
       0f 2e c0
 3a:
                                ucomiss %xmm0, %xmm0
                                       55 < Z9Compute CPfS S i+0x55>
       7a 16
 3d:
                                movss %xmm0, (%rdx, %rbx, 1)
 3f:
       f3 Of 11 O4 1a
  44:
       48 83 c3 04
                                add
                                       $0x4,%rbx
  48:
       48 39 eb
                                       %rbp,%rbx
                                cmp
                                       20 < Z9Compute CPfS S i+0x20>
  4b:
       75 d3
                                jne
                                       $0x28,%rsp
       48 83 c4 28
 4d:
                                add
 51:
       5b
                                gog
                                       %rbx
 52:
       5d
                                       %rbp
                                gog
 53:
       f3 c3
                                repz retq
 55:
       0f 28 c1
                                movaps %xmm1, %xmm0
 58:
       48 89 54 24 18
                                        %rdx, 0x18 (%rsp)
                                mov
                                       %rsi, 0x10 (%rsp)
 5d:
       48 89 74 24 10
                                mov
  62:
       48 89 7c 24 08
                                       %rdi,0x8(%rsp)
                                mov
                                callq 6c < Z9Compute CPfS S i+0x6c>
       e8 00 00 00 00
                                       0x18(%rsp),%rdx
 6c:
       48 8b 54 24 18
                                mov
                                       0x10(%rsp),%rsi
 71:
       48 8b 74 24 10
                                mov
  76:
       48 8b 7c 24 08
                                mov
                                       0x8(%rsp),%rdi
  7b:
       eb c2
                                       3f < Z9Compute CPfS S i+0x3f>
                                jmp
```


Computer technology has evolved rapidly over a short period of time.

The complexity of the applications, driven by consumers, has also grown rapidly.




However, in recent years, the clock speed has stagnated – very high frequencies lead to high temperatures.


So what have CPU manufacturers been doing to increase CPU performance?



Their approach has been multi-pronged:




Each CPU contains numerous cores..




..and each core contains SIMD registers.

MMX

The first SIMD registers were introduced as by Intel in 1997.






MMX Concept

The concept – that data would be packed together into a single MMX type.

A single operation on an MMX type would correspond to that operation being performed on the data packed within in.



MMX Concept


Explained in another way:

Scalar Instructions

$$4+1=5$$
 $0+3=3$
 $-2+8=6$
 $9+-7=2$

4 separate operations (additions) on integers

Vector Instructions



1 single operation (addition) performed on packed data.


MMX Packed Vector Length = 64 bits.

From MMX to SSE

These were very successful – however, 64 bits was too small, and MMX was only useful for integer computations.

These parallel registers were upgraded to:

- Hold more data (128 bits), and
- Perform floating point operations.
 and SSE was born.




SSE Intrinsic Functions

SSE has been incredibly successful – so successful, unfortunately, that most compilers default to it automatically, even nowadays.

We can get information on the SSE functions from the Intel Intrinsics Guide.

SSE has since been superseded by AVX.



Advanced Vector Extensions


AVX stands for Advanced Vector eXtensions.

It is basically an extension of the SSE instruction set – the concept is the same.


However, AVX registers contain 256 bits of data.



MMX - 64 bit wide registers for parallel computing on integer types.



sse - 128 bit wide registers for parallel computing on integers, floats and (later) doubles.




AVX - 256 bit wide registers for parallel computing on integers, floats and doubles.

AVX-512 register scheme as extension from the AVX (YMM0-YMM15) and SSE (XMM0-XMM15) registers

511	256	255	128	127	0
ZMM0		YM	IM0	XM	M0
ZMM1		YM	IM1	XM	M1
ZMM2		YM	IM2	XM	M2
ZMM3		YM	IM3	XM	M3
ZMM4		YM	IM4	XM	M4
ZMM5		YM	IM5	XM	M5
ZMM6		YM	IM6	XM	M6
ZMM7		YM	IM7	XM	M7
ZMM8		YM	8MI	XM	M8
ZMM9		YM	IM9	XM	M9
ZMM10		YMI	M10	XMI	V110
ZMM11		YM	M11	XMI	V111
ZMM12		YMI	M12	XMI	M12
ZMM13		YMI	M13	XMI	V113
ZMM14		YMI	M14	XMI	V114
ZMM15		YMI	M15	XMI	V115
71/1/16		VM	1116	VIAI	116

Quick Guide

XMM




registers for parallel computing on integers, floats and (later) doubles.

YMM



AVX - 256 bit wide registers for parallel computing on integers, floats and doubles.


ZMM



AVX 512 - 512 bit wide registers for parallel computing on integers, floats and doubles.

Advanced Vector Extensions

The additional space in the registers means that, instead of performing simultaneous operations across 4 floats, we can now do the same for 8 floats.



This means that we should see a vast improvement in performance!



One single AVX packed result

One single AVX assignment

Getting Started

Several things need to happen before we can use AVX to accelerate our computations:

- We need to find a better way to allocate memory.
- We need to pack our arrays of floats into arrays of AVX types.
- We need to use AVX intrinsic functions for our calculation.

Piece of cake. Let's deal with memory allocation first.

Memory Allocation

The code we started with used malloc:

```
// Allocate memory
a = (float*)malloc(size); b = (float*)malloc(size); c = (float*)malloc(size);
```

Malloc will align our data in memory based on the type of data being allocated.

However, if we want to pack our data into larger types, we need align our data along cache boundaries based on the larger type.

Memory Allocation

Being old-school, I use posix_memalign for this:

```
// Allocate memory along cache boundaries
posix_memalign((void**)&a, alignment, size);
posix_memalign((void**)&b, alignment, size);
posix_memalign((void**)&c, alignment, size);
```

where size_t size = 32*sizeof(float) (32 byte alignment) – this will be OK for AVX, but we might need to increase it again if the vector length changes. (HINT)

NOTE: posix_memalign is found inside <stdlib.h>, and the variables are freed in the same way [free(a) etc].

Let's create a new function – Compute_C_AVX() – to perform the same job as our previous code.

First things first, we need to pack our floats into 256 bit wide AVX types – the fastest way to do this is to perform a direct type conversion / casting using an AVX pointer:

```
__m256 *AVX_a; // Pointer to AVX type
```

```
AVX_a = (__m256*)x; // Type conversion (casting)
```

```
void Compute_C_AVX(float *x, float *y, float *z, int N) {
    int i;
    int N_AVX = N/8; // Number of AVX packed data types. Should be a
    __m256 *AVX_a, *AVX_b, *AVX_c; // 256 bit packed type arrays
    __m256 AVX_tmp; // 256 bit single tmp value

// Map x, y, z onto these

AVX_a = (__m256*)x; AVX_b = (__m256*)y; AVX_c = (__m256*)z;

// Compute result for each packed type

for (i = 0; i < N_AVX; i++) {
         AVX_tmp = AVX_a[i] *AVX_a[i] + AVX_b[i] *AVX_b[i];
         AVX_c[i] = _mm256_sqrt_ps(AVX_tmp);
    }

void Compute_C(float *x, float *y, float *z, int N) {
    int i;
    for (i = 0; i < N; i++) {
            z[i] = sqrtf(x[i] *x[i] + y[i] *y[i]);
    }
}</pre>
```

Each time we perform a computation on an AVX type, we are performing a computation on 8 packed floats.

Since our previous problem size was 1024, this means we will need to iterate over 1024/8 = 128 AVX types.

Our for loop needs to reflect this:

```
void Compute C AVX(float *x, float *y, float *z, int N) {
       int N AVX = N/8; // Number of AVX packed data types. Should be
        m256 *AVX a, *AVX b, *AVX c; // 256 bit packed type arrays
        m256 AVX tmp;
                                      // 256 bit single tmp value
       // Map x, y, z onto these
       AVX a = (m256*)x; AVX b = (m256*)y; AVX c = (m256*)z;
       // Compute result for each packed type
       for (i = 0; i < N AVX; i++) {
               AVX tmp = AVX a[i]*AVX a[i] + AVX b[i]*AVX b[i];
              AVX c[i] = mm256 sqrt ps(AVX tmp);
roid Compute C(float *x, float *y, float *z, int N) {
       for (i = 0; i < N; i++) {
               z[i] = sqrtf(x[i]*x[i] + y[i]*y[i]);
```

Finally, the computation.

The squaring and addition is straightforward:

AVX_tmp = AVX_a[i]*AVX_a[i] + AVX_b[i]*AVX_b[i];

AVX_tmp contains 8 packed floats now. We cannot use the ordinary sqrt function – we need a function to use on an AVX type:

AVX_c[i] = _mm256_sqrt_ps(AVX_tmp);

_mm256_sqrt_ps is a vector intrinsic function

```
void Compute_C_AVX(float *x, float *y, float *z, int N) {
    int i;
    int N_AVX = N/8; // Number of AVX packed data types. Should be
        _m256 *AVX a, *AVX b, *AVX c; // 256 bit packed type arrays
        _m256 AVX tmp; // 256 bit single tmp value
    // Map x, y, z onto these
    AVX_a = (_m256*)x; AVX b = (_m256*)y; AVX_c = (_m256*)z;
    // Compute result for each packed type
    for (i = 0; i < N_AVX; i++) {
            AVX_tmp = AVX_a[i]*AVX_a[i] + AVX_b[i]*AVX_b[i];
            AVX_c[i] = _mm256_sqrt_ps(AVX_tmp);
    }
}

void Compute_C(float *x, float *y, float *z, int N) {
    int i;
    for (i = 0; i < N; i++) {
            z[i] = sqrtf(x[i]*x[i] + y[i]*y[i]);
    }
}</pre>
```

Quick review of our new function using AVX types and intrinsic functions:

- Our loop goes from 1 to N_AVX, performing 1/8th the iterations than normal since we are performing operations on 8 packed floats each iteration.
- We use the special vector intrinsic function _mm256_sqrt_ps to compute the sqrt on each packed float in AVX_tmp.

```
void Compute_C_AVX(float *x, float *y, float *z, int N) {
    int i;
    int N_AVX = N/8; // Number of AVX packed data types. Should be {
        m256 *AVX_a, *AVX_b, *AVX_c; // 256 bit packed type arrays
        m256 AVX_tmp; // 256 bit single tmp value
    // Map x, y, z onto these
    AVX_a = (_m256*)x; AVX_b = (_m256*)y; AVX_c = (_m256*)z;
    // Compute result for each packed type
    for (i = 0; i < N_AVX; i++) {
            AVX_tmp = AVX_a[i]*AVX_a[i] + AVX_b[i]*AVX_b[i];
            AVX_c[i] = _mm256_sqrt_ps(AVX_tmp);
    }
}

void Compute_C(float *x, float *y, float *z, int N) {
    int i;
    for (i = 0; i < N; i++) {
            z[i] = sqrtf(x[i]*x[i] + y[i]*y[i]);
    }
}</pre>
```

To make this code, we need to modify our makefile by adding a flag:

```
all:

g++ main.cpp -03 -mavx -c

g++ main.o -03 -mavx -o test.run
```

Let's rebuild and see what happens.

AVX Code & Result

Perform a quick object dump → let's see what the computer is doing now:

- We see the computer is now using the larger (256 bit) YMM0 and YMM1 registers.
- We also see that the instructions we are performing are all parallel instructions:

(vmulps, vaddps, vsqrtps etc)

This tells us we are making proper use of AVX vectorization.

```
00000000000000000 < Z13Compute C AVXPfS S i>:
                                         0x7(%rcx), %eax
        8d 41 07
        85 c9
                                         %ecx, %ecx
                                 test
        0f 48 c8
                                 cmovs
                                         %eax, %ecx
        c1 f9 03
                                         $0x3, %ecx
        85 c9
                                         %ecx, %ecx
                                 test
                                         4b < Z13Compute C AVXPfS S i+0x4b>
        7e 3c
        83 e9 01
                                         $0x1, %ecx
        31 c0
  12:
                                         %eax, %eax
  14:
        48 83 c1 01
                                 add
                                         $0x1, %rcx
  18:
        48 c1 e1 05
                                         $0x5, %rcx
  1c:
        Of 1f 40 00
                                         0x0(%rax)
        c5 fc 28 0c 07
  20:
                                  vmovaps (%rdi,%rax,1),%vmm1
        c5 fc 28 04 06
                                 vmovaps (%rsi, %rax, 1), %ymm0
  2a:
        c5 f4 59 c9
                                 vmulps %ymm1, %ymm1, %ymm1
        c5 fc 59 c0
                                 vmulps %ymm0,%ymm0,%ymm0
  2e:
        c5 f4 58 c0
                                 vaddps %ymm0,%ymm1,%ymm0
        c5 fc 51 c0
                                 vsqrtps %ymm0, %ymm0
        c5 fc 29 04 02
                                 vmovaps %ymm0, (%rdx, %rax, 1)
  3f:
        48 83 c0 20
                                         $0x20, %rax
                                 add
  43:
        48 39 c8
                                         %rcx, %rax
                                 cmp
        75 d8
                                         20 < Z13Compute C AVXPfS S i+0x20>
  46:
  48:
        c5 f8 77
                                 vzeroupper
  4b:
        f3 c3
                                  repz retq
        Of 1f 00
                                         (%rax)
```

AVX Code & Result

Compare the two assembly-like codes:

```
00000000000000000 < Z13Compute C AVXPfS S i>:
  0: 8d 41 07
                                lea
                                       0x7(%rcx), %eax
       85 c9
                                       %ecx, %ecx
       0f 48 c8
                                cmovs %eax, %ecx
       c1 f9 03
                                sar
                                       $0x3, %ecx
       85 c9
                                test
                                       %ecx, %ecx
       7e 3c
                                       4b < Z13Compute C AVXPfS S i+0x4b>
       83 e9 01
                                       $0x1, %ecx
 12:
       31 c0
                                       %eax, %eax
       48 83 c1 01
                                       $0x1, %rcx
       48 c1 e1 05
                                shl
                                       $0x5, %rcx
       Of 1f 40 00
                                nopl
                                     0x0(%rax)
       c5 fc 28 0c 07
                                vmovaps (%rdi, %rax, 1), %ymm1
       c5 fc 28 04 06
                                vmovaps (%rsi,%rax,1),%ymm0
       c5 f4 59 c9
                                vmulps %ymm1, %ymm1, %ymm1
       c5 fc 59 c0
                                vmulps %ymm0,%ymm0,%ymm0
       c5 f4 58 c0
                                vaddps %ymm0,%ymm1,%ymm0
       c5 fc 51 c0
                                vsqrtps %ymm0, %ymm0
       c5 fc 29 04 02
                                vmovaps %ymm0, (%rdx, %rax, 1)
       48 83 c0 20
                                add
                                      $0x20,%rax
       48 39 c8
                                       %rcx,%rax
       75 d8
                                       20 < Z13Compute C AVXPfS S i+0x20>
       c5 f8 77
                                vzeroupper
       f3 c3
                                repz retq
 4d: 0f 1f 00
                                nopl
                                      (%rax)
```

avx function

```
0000000000000050 < Z9Compute CPfS S i>:
      85 c9
                                      %ecx, %ecx
     7e 50
                                      a4 < Z9Compute CPfS S i+0x54>
      8d 41 ff
                                      -0x1(%rcx), %eax
                               push
                                      %rbx
      48 8d 2c 85 04 00 00
                               lea
                                      0x4(,%rax,4),%rbp
      31 db
                                      %ebx, %ebx
                               xor
      48 83 ec 28
                                      $0x28,%rsp
      66 Of 1f 84 00 00 00
                                      0x0(%rax,%rax,1)
      00 00
      c5 fa 10 0c 1f
                               vmovss (%rdi, %rbx, 1), %xmm1
      c5 fa 10 04 1e
                               vmovss (%rsi,%rbx,1),%xmm0
      c5 f2 59 c9
                               vmulss %xmm1, %xmm1, %xmm1
      c5 fa 59 c0
                               vmulss %xmm0, %xmm0, %xmm0
      c5 f2 58 c0
                               vaddss %xmm0, %xmm1, %xmm0
      c5 f2 51 c8
                               vsgrtss %xmm0, %xmm1, %xmm1
      c5 f8 2e c9
                               vucomiss %xmm1, %xmm1
      7a 16
                                      a6 < Z9Compute CPfS S i+0x56>
      c5 fa 11 0c 1a
                               vmovss %xmm1, (%rdx, %rbx, 1)
      48 83 c3 04
                                      $0x4,%rbx
                               add
      48 39 eb
                                      %rbp,%rbx
                               cmp
      75 d2
                                      70 < Z9Compute CPfS S i+0x20>
      48 83 c4 28
                                      $0x28,%rsp
                               pop
                                      %rbx
                               pop
                                      %rbp
      f3 c3
      48 89 54 24 18
                                      %rdx, 0x18 (%rsp)
      48 89 74 24 10
                               mov
                                      %rsi, 0x10 (%rsp)
      48 89 7c 24 08
                               mov
                                      %rdi,0x8(%rsp)
      e8 00 00 00 00
                               callq ba < Z9Compute_CPfS_S_i+0x6a>
     48 8b 54 24 18
                                      0x18(%rsp),%rdx
      c5 f8 28 c8
                               vmovaps %xmm0, %xmm1
      48 8b 74 24 10
                               mov
                                      0x10(%rsp),%rsi
      48 8b 7c 24 08
                                      0x8(%rsp),%rdi
                               mov
      eb c1
                                      90 < Z9Compute CPfS S i+0x40>
                               jmp
```

normal function

Whole Code

```
Sequential demonstration prepared for AVX Cookies 'n' Code Session
  Dr. Matthew Smith, msmith@astro.swin.edu.au */
include <stdio.h>
include <stdlib.h>
                     // For posix memalign
include <math.h>
include <immintrin.h> // For AVX Intrinsic functions and types
roid Compute C(float *x, float *y, float *z, int N);
roid Compute C AVX(float *x, float *y, float *z, int N);
nt main() {
       int N = 1024; // N = size of problem, a power of 2 is good.
       float *a, *b, *c; // Three vectors containing N elements
       float error = 0.0; // Used later for testing
       size t size = N*sizeof(float);
       size t alignment = 32;
       int i;
       // Allocate memory along cache boundaries
       posix memalign((void**)&a, alignment, size);
       posix_memalign((void**)&b, alignment, size);
       posix memalign((void**)&c, alignment, size);
       // Initialise a and b vectors
       for (i = 0; i < N; i++) {
               a[i] = (float)i; b[i] = (float)(2*i);
       Compute C AVX(a, b, c, N);
       // Check the result
       for (i = 0; i < N; i++) {
               error = error + c[i] - sqrtf(a[i]*a[i] + b[i]*b[i]);
       printf("Error = %g\n", error);
       free(a); free(b); free(c);
       printf("Computation Complete\n");
       return 0:
```

```
oid Compute C AVX(float *x, float *y, float *z, int N) {
      int i;
      int N AVX = N/8; // Number of AVX packed data types. Should be
      m256 *AVX a, *AVX b, *AVX c; // 256 bit packed type arrays
       m256 AVX tmp;
                                     // 256 bit single tmp value
      // Map x, y, z onto these
      AVX a = (m256*)x; AVX b = (m256*)y; AVX c = (m256*)z;
      // Compute result for each packed type
      for (i = 0; i < N AVX; i++) {
              AVX tmp = AVX a[i] *AVX a[i] + AVX b[i] *AVX b[i];
              AVX c[i] = mm256 sqrt ps(AVX tmp);
oid Compute C(float *x, float *y, float *z, int N) {
      int i;
      for (i = 0; i < N; i++) {
              z[i] = sqrtf(x[i]*x[i] + y[i]*y[i]);
```

AVX512

AVX512 on Ozstar

In Ozstar we are fortunate enough to be using a skylake architecture.

This means that the Intel Gold 6140 supports AVX512 – meaning the registers inside its ALU have a length of 512 bits!



OzSTAR specifications 107 Standard compute nodes:

Dell R740 14G Server

2 x Intel Gold 6140 18-core processors

AVX-512 Code

Altering code from AVX to AVX-512 is pretty easy (easier than from SSE to AVX):

- Our N_AVX variable is now N/16 since we pack 16 singles into 512 bits.
- Where we once used 256, we now use 512. Find and replace job, its easy enough.

We also need to make sure our memory is aligned to 64 bytes and **not** 32.

```
size_t alignment = 64;
int i;
// Allocate memory along cache boundaries
posix_memalign((void**)&a, alignment, size);
posix_memalign((void**)&b, alignment, size);
posix_memalign((void**)&c, alignment, size);
```

Requirements

The version of g++ which is loaded by default when you log into Ozstar won't cut it for AVX512.

You need to load the newer version: module load gcc/7.3.0

We also need to update our makefile to let g++ know we wanna use skylake's AVX 512:

```
all:
g++ main.cpp -03 -mavx -march=skylake-avx512 -c
g++ main.o -03 -mavx -march=skylake-avx512 -o test.run
```

Let's rebuild it and see what happens now.

AVX512 Review

Let's examine the object disassembly:

- The AVX512 code is using the ZMM0 and ZMM1 registers.
- All operations are still being performed in parallel.

Looks like we nailed it.

This code will outperform any attempt at autovectorization the compiler will attempt, especially for complex computations (not covered here).

```
00000000000000000 < Z13Compute C AVXPfS S i>:
       8d 41 07
                                        0x7(%rcx), %eax
       0f 48 c8
                                        %eax, %ecx
       c1 f9 03
                                        $0x3, %ecx
                                 sar
       85 c9
                                        %ecx, %ecx
       7e 39
                                        48 < Z13Compute C AVXPfS S i+0x48>
       83 e9 01
                                        $0x1, %ecx
       31 c0
                                        %eax, %eax
       48 83 c1 01
                                 add
                                        $0x1,%rcx
       48 c1 e1 05
                                 shl
                                        $0x5, %rcx
 1c:
       Of 1f 40 00
                                        0x0(%rax)
                                 nopl
       c5 fc 28 0c 06
                                 vmovaps (%rsi,%rax,1),%ymm1
       c5 fc 28 04 07
                                 vmovaps (%rdi, %rax, 1), %ymm0
       c5 f4 59 c9
                                 vmulps %ymm1, %ymm1, %ymm1
       c4 e2 75 98 c0
                                 vfmadd132ps %ymm0,%ymm1,%ymm0
       c5 fc 51 c0
                                 vsqrtps %ymm0,%ymm0
       c5 fc 29 04 02
                                 vmovaps %ymm0, (%rdx, %rax, 1)
 3c:
       48 83 c0 20
                                        $0x20, %rax
                                 add
       48 39 c1
 43:
       75 db
                                        20 < Z13Compute C AVXPfS S i+0x20>
 45:
       c5 f8 77
                                 vzeroupper
 48:
                                 retq
       Of 1f 80 00 00 00 00
                                 nopl
                                        0x0(%rax)
0000000000000050 < Z16Compute C AVX512PfS S i>:
       85 c9
                                        %ecx, %ecx
       8d 41 0f
 52:
                                        0xf(%rcx), %eax
       0f 48 c8
                                 cmovs
                                        %eax, %ecx
 58:
       c1 f9 04
                                 sar
                                        $0x4, %ecx
       85 c9
                                        %ecx, %ecx
                                 test
       7e 44
 5d:
                                        a3 < Z16Compute C AVX512PfS S i+0x53>
 5f:
       83 e9 01
                                        $0x1, %ecx
                                 sub
       31 c0
                                        %eax, %eax
       48 83 c1 01
                                        $0x1, %rcx
       48 c1 e1 06
                                        $0x6, %rcx
                                        0x0(%rax)
 6c:
       62 f1 7c 48 28 0c 06
                                 vmovaps (%rsi,%rax,1),%zmm1
 7e:
       62 f1 74 48 59 c9
                                 vmulps %zmm1,%zmm1,%zmm1
 84:
       62 f2 75 48 98 c0
                                 vfmadd132ps %zmm0,%zmm1,%zmm0
       62 f1 7c 48 51 c0
       62 f1 7c 48 29 04 02
                                 vmovaps %zmm0, (%rdx, %rax, 1)
       48 83 c0 40
 97:
                                 add
                                        $0x40,%rax
       48 39 c1
                                 cmp
                                        %rax, %rcx
       75 d0
                                 jne
                                        70 < Z16Compute C AVX512PfS S i+0x20>
       c5 f8 77
                                 vzeroupper
 a3:
       c3
                                 retq
                                 xchq
                                        %ax, %ax
       66 2e Of 1f 84 00 00
                                        %cs:0x0(%rax, %rax, 1)
       00 00 00
 ad:
```

Padding Length

One problem which has loomed over our heads is the requirement that N – our problem size – be evenly divisible by 16 (when using floats).

The solution is to pad the memory length – allocate more memory than you need so that the memory you do have is a multiple of 16 in length.

The computation is quite trivial:
$$NT = 16 \left[(int) \left(\frac{N - 16 + 1}{16} \right) \right]$$

Example: if N = 1025, then NT will be 1040 (1024+16) \rightarrow giving us 15*4 = 60 wasted bytes, but no segmentation error.

Final Product

Final code using:

- Cache boundary aligned memory
- Padded memory up to multiple of 16
- AVX512 packed types
- AVX512 Intrinsic Functions

This code will run much faster than the code we started out with.

```
void Compute_C_AVX512(float *x, float *y, float *z, int N) {
    int i;
    int N_AVX = N/16; // Integer number of AVX512 packed types.
    __m512 *AVX_a, *AVX_b, *AVX_c; // 512 bit packed type arrays
    __m512 AVX_tmp; // 512 bit single tmp value
    // Map x, y, z onto these
    AVX_a = (__m512*)x; AVX_b = (__m512*)y; AVX_c = (__m512*)z;
    // Compute result for each packed type
    for (i = 0; i < N_AVX; i++) {
        AVX_tmp = AVX_a[i]*AVX_a[i] + AVX_b[i]*AVX_b[i];
        AVX_c[i] = _mm512_sqrt_ps(AVX_tmp);
}</pre>
```

```
include <stdio.h>
                      // For posix memalign
include <stdlib.h>
finclude <math.h>
finclude <immintrin.h> // For AVX Intrinsic functions and types
 oid Compute C AVX512(float *x, float *y, float *z, int N);
 nt main() {
       int N = 1025;
                          // N = size of problem, a power of 2 is good.
       float *a, *b, *c; // Three vectors containing N elements
       float error = 0.0; // Used later for testing
       size t size;
       size t alignment = 64;
       int i;
       // Compute Padded Length
       NT = (int)((N+16-1)/16);
       NT = 16*NT;
       size = NT*sizeof(float);
       // Print for our confirmation
       printf("Original problem size = %d, Modified problem size = %d\n", N, NT);
       // Allocate memory along cache boundaries
       posix memalign((void**)&a, alignment, size);
       posix memalign((void**)&b, alignment, size);
       posix memalign((void**)&c, alignment, size);
       // Initialise a and b vectors
       for (i = 0; i < N; i++) {
               a[i] = (float)i; b[i] = (float)(2*i);
       // Use the padded length when calling our AVX512 function
       Compute C AVX512(a, b, c, NT);
       // Check the result
       for (i = 0; i < N; i++) {
               error = error + c[i] - sqrtf(a[i]*a[i] + b[i]*b[i]);
       printf("Error = %g\n", error);
       free(a); free(b); free(c);
       printf("Computation Complete\n");
       return 0;
```

Homework

Check out the following possibilities:

- Rewrite the example to employ OpenMP parallelization in addition to AVX vectorization.
- Repeat the above step with MPI.

And that's it. Hopefully by now I have had enough cookies to tide me over until next time.

```
include <stdio.h>
#include <omp.h>
#include <immintrin.h>
#define P 4
#define N 32
float *a;
int main() {
        size t alignment = 32;
        int error = posix memalign((void**)&a, alignment, N*sizeof(float));
        for (int i = 0; i < N; i++) {</pre>
                a[i] = (float)i;
        omp set num threads(P);
        #pragma omp parallel
                 int tid = omp get thread num();
                 int index = tid:
                 printf("Index = %d\n", index);
                 // Declare AVX a here
                  m256 *AVX a;
                 // Set AVX a
                 AVX_a = (\underline{m256*})a + index;
                 m256 \text{ AVX b} = mm256 \text{ set1 ps}(2.0);
                AVX a[0] = mm256 mul ps(AVX a[0], AVX b);
        for (int i = 0; i < N; i++) {
                printf("a[%d] = %g\n", i,a[i]);
        free(a);
```