# Advanced Computer Architecture

# Tomasulo's Dynamic Instruction Scheduling Algorithm



#### **Lecture's Overview**

#### Previous Lecture:

- → Overcoming data hazard through dynamic scheduling
  - Memory dependencies hardest to determine
- → HW exploiting ILP
  - Works when cannot know dependence at run time
  - Code for one machine runs well on another
- → The scoreboard scheduling algorithm
  - Key idea of Scoreboard: Allow instructions behind stall to proceed
  - Enables out-of-order execution => out-of-order completion
  - ID stage checked both for structural and data hazards

#### ☐ This Lecture

- → Overcoming data hazard through dynamic scheduling
- → The Tomasulo scheduling algorithm



#### **HW Schemes: Instruction Parallelism**

- ☐ Why in HW at run time?
  - → Works when can't know real dependence at compile time
  - → Compiler simpler
  - → Code for one machine runs well on another
- ☐ Key idea: Allow instructions behind stall to proceed
  - → Enables out-of-order execution => out-of-order completion
  - → ID stage checked both for structural and data hazards
- ☐ Out-of-order execution divides ID stage:
  - 1. Issue—decode instructions, check for structural hazards
  - 2. Read operands—wait until no data hazards, then read operands

#### **Scoreboard Summary**

- Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache)
- ☐ Limitations of 6600 scoreboard
  - → No forwarding (First write register then read it)
  - → Limited to instructions in basic block (small window)
  - → Number of functional units(structural hazards)
  - → Wait for WAR and WAW hazards


### Tomasulo Algorithm vs. Scoreboard

- ☐ Tomasulo algorithm lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...
- ☐ Many variations compared with scoreboard, though the key concept of register renaming to avoid WAR and WAW hazards is the common one
- ☐ Control & buffers <u>distributed</u> with Function Units (FU) vs. centralized in scoreboard;
  - → FU buffers called "<u>reservation stations</u>"; have pending operands
- □ Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
  - → avoids WAR, WAW hazards
  - → More reservation stations than registers, so can do optimizations compilers cannot perform
- □ Results to FU from reservation stations, <u>not through registers</u>, over <u>Common</u>


  Data Bus that broadcasts results to all function units
- ☐ Load and Stores treated as function units with reservation stations as well
- ☐ Issuing instructions can go past branches, allowing FP operations beyond basic block in FP queue



#### Renaming eliminates WAR and WAW hazards



# **Tomasulo Organization**



➤ All results from FP func. units and loads are broadcasted on the CBD

### **Three Stages of Tomasulo Algorithm**

- 1. Issue—get instruction from FP Operation Queue If reservation station free (no structural hazard), control issues instruction & sends operands (renames registers).
- Execution—operate on operands (EX)
   When both operands ready then execute;
   if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)
  Write on Common Data Bus to all awaiting units;
  mark reservation station available
- ☐ Normal data bus: data + destination ("go to" bus)
- □ Common data bus: data + source ("come from" bus)
  - → 64 bits of data + 4 bits of Functional Unit source address
  - → Write if matches expected Functional Unit (produces result)
  - → Does the broadcast



#### **Reservation Station Components**

Op—Operation to perform in the unit (e.g., + or –)

Vj, Vk—Value of Source operands

→ Store buffers has V field, result to be stored

Qj, Qk—Reservation stations producing source registers (value to be written)

- → Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready
- → Store buffers only have Qi for RS producing result

**Busy**—Indicates reservation station or function unit is busy

Register result status Qi—Indicates which function unit will write each register, if one exists. Blank when no pending instructions that will write that register.



Instruction state	Wait until	Action or bookkeeping
Issue FP Operation	Station r empty	<pre>if (Register Stat[rs].Qi ≠0)     {RS[r].Qj← RegisterStat[rs].Qi} else {RS[r].Vj← Regs[rs]; RS[r].Qj← 0}; if (RegisterStat[rt].Qi≠0)     {RS[r].Qk← RegisterStat[rt]Q.i} else {RS[r].Vk← Regs[rt]; RS[r].Qk← 0}; RS[r].Busy← yes; RegisterStat[rd].Qi=r;</pre>
Load or Store	Buffer r empty	if (Register Stat[rs].Qi $\neq$ 0) {RS[r].Qj $\leftarrow$ RegisterStat[rs].Qi} else {RS[r].Vj $\leftarrow$ Regs[rs]; RS[r].Qj $\leftarrow$ 0}; RS[r].A $\leftarrow$ imm; RS[r].Busy $\leftarrow$ yes;
Load only		RegisterStat[rt].Qi=r;
Store only		if (Register Stat[rt].Qi ≠0) {RS[r].Qk← RegisterStat[rs].Qi} else {RS[r].Vk← Regs[rt]; RS[r].Qk← 0};
Execute FP Operation	(RS[r].Qj=0) and (RS[r].Qk=0)	Compute result: operands are in Vj and Vk
Load/Store step 1	RS[r].Qj=0 & r is head of load/store queue	RS[r].A←RS[r].Vj + RS[r].A;
Load step 2	RS[r].A≎0	Read from Mem[RS[r].A]
Write result FP Operation or Load	Execution complete at r & CDB available	$ \begin{array}{ll} \forall x ( \text{if } (\text{RegisterStat}[x]. \text{Qi=r}) & \{ \text{Regs}[x] \leftarrow \text{result}; \\ \text{RegisterStat}[x]. \text{Qi} \leftarrow 0 \}); \\ \forall x ( \text{if } (\text{RS}[x]. \text{Qj=r}) & \{ \text{RS}[x]. \text{Vj} \leftarrow \text{result}; \text{RS}[x]. \text{Qj} \leftarrow 0 \}); \\ \forall x ( \text{if } (\text{RS}[x]. \text{Qk=r}) & \{ \text{RS}[x]. \text{Vk} \leftarrow \text{result}; \text{RS}[x]. \text{Qk} \leftarrow 0 \}); \\ \text{RS}[r]. \text{Busy} \leftarrow \text{no}; \\ \end{array} $
Store	Execution complete at r & RS[r].Qk=0	$\begin{array}{l} \texttt{Mem}\left[\texttt{RS}\left[\mathbf{r}\right].\texttt{A}\right] \leftarrow \texttt{RS}\left[\mathbf{r}\right].\texttt{Vk};\\ \texttt{RS}\left[\mathbf{r}\right].\texttt{Busy} \leftarrow \texttt{no}; \end{array}$

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			
MUL <sup>*</sup>	F0	F2	F4					Load3	No			
SUBI	<b>J</b> F8	F6	F2									
DIVD	F10	F0	F6									
ADDI	<b>J</b> F6	F8	F2									
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Regis	Register result status		<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
0			FU									

Latency: load 1, add 2, multiply 10 and divide 40 clock cycles



<u>Instru</u>	<u>ictior</u>	<u>status</u>	<u> </u>		Execution	Write					
Instru	ıctior	1 <i>j</i>	K	Issue	complete	Result			Busy	<u>Addre</u> ss	
LD	F6	34+	R2	1				Load1	Yes	34+R2	
LD	F2	45+	R3					Load2	No		
MUL	F0	F2	F4					Load3	No		
SUBE	<b>F</b> 8	F6	F2						,	_	
DIVD	F10	F0	F6								
ADDI	<b>₽</b> 6	F8	F2								
Rese	rvatio	on Stat	ions	,	S1	S2	RS for j	RS for	k		
	Time	e Name	Bus	уОр	Vj	Vk	Qj	Qk	_		
	C	Add1	No								
	C	Add2	No								
		Add3	No								
	C	Mult1	No								
	C	Mult2	No								
Regis	ster r	esult st	tatus								
Clo	ck			F0	F2	F4	F6	F8	F10	F12	F30
1			FU				Load1				

Instruction	statu:	<u>s</u>		Execution	Write					
Instruction	1 <i>j</i>	K	Issue	complete	Result			Busy	<u>Addre</u> ss	
LD F6	34+	R2	1				Load1	Yes	34+R2	
LD F2	45+	R3	2				Load2	Yes	45+R3	
MUL <sup>*</sup> F0	F2	F4					Load3	No		
SUBDF8	F6	F2								
DIVDF10	F0	F6								
ADDIF6	F8	F2								
Reservation	on Sta	<u>tions</u>		S1	S2	RS for j	RS for	ĸ		
Time	Name	Bus	Ор	Vj	Vk	Qj	Qk	_		
0	Add1	No								
0	Add2	No								
	Add3	No								
0	Mult1	No								
0	Mult2	No								
Register r	esult s	tatus								
Clock			F0	F2	F4	F6	F8	F10	F12	F30
2		FU		Load2		Load1				

Note: Unlike 6600, can have multiple loads outstanding



Execution Write

	_								
Instruction <i>j</i>	K	Issue	complete	Result			Busy	<u>Addre</u> ss	
LD F6 34+	R2	1	3			Load1	Yes	34+R2	
LD F2 45+	R3	2				Load2	Yes	45+R3	
MUL <sup>·</sup> F0 F2	F4	3				Load3	No		
SUBDF8 F6	F2								
DIVDF10 F0	F6								
ADDDF6 F8	F2								
Reservation Stat	ions		S1	S2	RS for j	RS for	k		
Time Name	Bus	у Ор	Vj	Vk	Qj	Qk	_		
0 Add1	No								
0 Add2	No								
Add3	No								
0 Mult1	Yes	MULT	D	R(F4)	Load2				
0 Mult2	No								
Register result st	tatus								
Clock		F0	F2	F4	F6	F8	F10	F12	F30
3	FU	Mult1	Load2		Load1				

➤ Note: register names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard



Instruction status

Load1 completing; what is waiting for Load1?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R	3	
MUL <sup>*</sup>	F0	F2	F4	3				Load3	No			
SUBI	<b>J</b> F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDI	<b>J</b> F6	F8	F2									
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT	D	R(F4)	Load2					
	0	Mult2	No									
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(34+R2)	Add1				



Load2 completing; what is waiting for it?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL <sup>*</sup>	F0	F2	F4	3				Load3	No			
SUBI	<b>J</b> =8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDI	<b>₽</b> 6	F8	F2									
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Instru	uction	status	_		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL.	F0	F2	F4	3				Load3	No			
SUBI	<b>F</b> 8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDI	<b>J</b> 6	F8	F2	6								
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	sult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			



Issue ADDD here vs. scoreboard?

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL <sup>*</sup>	F0	F2	F4	3				Load3	No			
SUBI	<b>J</b> F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDI	<b>J</b> F6	F8	F2	6								
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			



Add1 completing; what is waiting for it?

Instru	uctio	n status	<b>S</b> _		Execution	Write						
Instru	uctio	n <i>j</i>	ĸ	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	<b>B</b> 8	F6	F2	4	7	8						
DIVE	)F10	F0	F6	5								
ADD	₽6	F8	F2	6								
Rese	ervati	on Sta	<u>tions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Bus	Ор	Vj	Vk	Qj	Qk				
	(	Add1	No									
	2	Add2	Yes	ADDD	)M()-M()	M(45+R3)						
	(	Add3	No		V							
	7	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	(	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regi	ster r	esult s										
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	M()-M(	)Mult2			

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	<b>J</b> 8	F6	F2	4	7	8						
DIVE	)F10	F0	F6	5								
ADD	<b>₽</b> 6	F8	F2	6								
Rese	ervatio	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()–M()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1	M(45+R3)		Add2	M()-M	()Mult2			

Instru	uction	status	<u>}</u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	<b>F</b> 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADD	<b>₽</b> 6	F8	F2	6	10							
Rese	rvatio	on Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	M()–M()	M(45+R3)						
	0	Add3	No									
	5	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M	(Mult2			



Add2 completing; what is waiting for it?

Instru	uctior	n statu	<u>s</u> _		Execution	Write						
Instru	uctior	ነ <i>j</i>	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUB	<b>B</b> 8	F6	F2	4	7	8						
DIVE	)F10	F0	F6	5								
ADD	₽6	F8	F2	6	10	11						
<b>Reservation Station</b>		tions	<u> </u>	S1	S2	RS for j	RS for	k				
	Time	Name	Bus	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regi	Register result s					,						
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	M(45+R3)		(M-M)+M(	)M()ĞN	Mult2			



Write result of ADDD here vs. scoreboard?

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	<b>J</b> 8	F6	F2	4	6	7						
DIVD	F10	FO	F6	5								
ADD	<b>₽</b> 6	F8	F2	6	10	11						
Rese	Reservation Stations		<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Bus	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>tatus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	M(45+R3)		(M-M)+M()	M()–M	(Mult2			



Note: all quick instructions complete already

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3				Load3	No			
SUBI	<b>J</b> 8	F6	F2	4	7	8						
DIVD	)F10	F0	F6	5								
ADD	<b>I</b> 6	F8	F2	6	10	11						
Rese	Reservation Stations				S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0 Mult2 Ye		Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
13			FU	Mult1	M(45+R3)		(M-M)+M(	)M()–M	()Mult2		_	

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL'	F0	F2	F4	3				Load3	No			
SUBI	<b>F</b> 8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDI	<b>₽</b> 6	F8	F2	6	10	11						
Rese	Reservation Stations		<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0 Mult2 Ye		Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
14			FU	Mult1	M(45+R3)		(M-M)+M(	)M()–M	Mult2			

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15			Load3	No			
SUBI	<b>F</b> 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	<b>₽</b> 6	F8	F2	6	10	11						
Rese	rvatic	n Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULT	<b>M</b> (45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1	M(45+R3)		(M-M)+M(	)M()–M	Mult2			

Mult1 completing; what is waiting for it?

Instru	ıction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL <sup>-</sup>	F0	F2	F4	3	15	16		Load3	No			
SUBI	<b>F</b> 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	<b>J</b> F6	F8	F2	6	10	11						
Rese	rvatio	n Stati	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ster re	sult sta	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
16			FU	M*F4	M(45+R3)		(M–M)+M()	M()-M(	)Mult2			





Instru	iction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	F0	F2	F4	3	15	16		Load3	No			
SUBI	<b>F</b> 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDI	<b>J</b> F6	F8	F2	6	10	11						
Rese	rvatio	n Statio	<u>ons</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
			Busy No	Ор	Vj	Vk	Qj	Qk				
	0	Add1	_	Ор	Vj	Vk	Qj	Qk				
	0	Add1 Add2	No	Ор	Vj	Vk	Qj	Qk				
	0	Add1 Add2	No No No	Ор	Vj	Vk	Qj	Qk				
	0 0	Add1 Add2 Add3	No No No No		Vj M*F4	W(34+R2)	Qj	Qk				
Regis	0 0 0 1	Add1 Add2 Add3 Mult1	No No No No Yes				Qj	Qk				
Regis Clo	0 0 0 1 ster re	Add1 Add2 Add3 Mult1 Mult2	No No No No Yes				Qj F6	Qk F8	F10	F12		F30

Instru	uction	status			Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL.	F0	F2	F4	3	15	16		Load3	No			
SUBI	<b>J</b> 8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDI	<b>₽</b> 6	F8	F2	6	10	11						
Rese	Reservation Stations		<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	ster re	esult st	<u>atus</u>									
Clo	ck			F0	F2	F4	F6	F8	F10	F12		F30
56			FU	M*F4	M(45+R3)		(M-M)+M(	)M()-M	Mult2			

Mult 2 completing; what is waiting for it?



Instru	uction	status			Exe	ecutio	on	Wr	ite							
Instru	uction	j	k	Issue	con	nplet	e	Re	sult				Busy	Addre	SS	
LD	F6	34+	R2	1		3			4			Load1	No			
LD	F2	45+	R3	2		4			5			Load2	No			
MUL	F0	F2	F4	3		15			16			Load3	No			
SUBI	<b>J</b> 8	F6	F2	4		7			8							
DIVE	)F10	F0	F6	5		56			57							
ADD	<b>I</b> F6	F8	F2	6		10			11							
Rese	Reservation Stations		<u>ions</u>		S1			S2			RS for j	RS for	k			
	Time Name Bus		Bus	Ор	Vj			Vk			Qj	Qk				
	0	Add1	No													
	0	Add2	No													
		Add3	No													
	0	Mult1	No													
	0	Mult2	No													
Regis	ster re	esult st	<u>atus</u>													
Clo	ck			F0	F2	<u>-</u>		F	4		F6	F8	F10	F12		F30
57			FU	M*F4	M(4	45+R	(3)			_	(M–M)+M(	()M()–M	( <b>)</b> M*F4/	M		

Again, in-order issue, out-of-order execution, completion



# **Compare to Scoreboard Cycle 62**

Instruction	statu	<u>s</u>		Read	Execu	ti Write	)				
Instruction	j	K	Issue	operar	n comple	e Resu	ilt				
LD F6	34+	R2		2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT FO	F2	F4	6	9	19	20					
SUBDF8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21	61	62					
ADDDF6	F8	F2	13	14	16	22					
<u>Functional</u>	unit s	<u>status</u>			dest	<b>S1</b>	S2	FU for	j FU for	k Fj?	Fk?
Time	Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
0	Divid	de	No								
Register result status											
Clock			F0	F2	F4	F6	F8	F10	F12		F30
62		FU									



#### Tomasulo vs. Scoreboard

	Tomasulo (IBM 360/91)	Scoreboard (CDC 6600)
Functional Units	Pipelined (6 load, 3 store, 3 +, 2 x/÷)	Multiple (1 load/store, 1 + , 2 x, 1 ÷)
Window size	14 instructions	5 instructions
Structural hazard	No issue	No issue
WAR	Renaming avoids	Stall completion
WAW	Renaming avoids	Stall completion
Operands	Broadcast results from FU	Write/read registers
Control	Reservation stations	Central scoreboard

#### **Tomasulo Drawbacks**

- ☐ Circuit complexity
- ☐ Many associative stores (CDB) at high speed
- ☐ Performance limited by Common Data Bus
  - → Multiple CDBs → more FU logic for parallel associative stores

#### **Tomasulo Loop Example**

```
R1
Loop: LD
                   F0
                         0
      MULTD
                  F4
                         F0
                               F2
      SD
                  F4
                               R1
                         0
      SUBI
                               #8
                  R1
                         R1
      BNEZ
                         Loop
                  R1
```

- ☐ Assume Multiply takes 4 clocks
- □ Assume first load takes 8 clocks (cache miss?), second load takes 4 clocks (hit)
- ☐ To be clear, will show clocks for SUBI, BNEZ
- ☐ Reality, integer instructions ahead

Instru	uction s	status_				Exec	cutioı Write					
Instru	uction	j	k	iteration	Issue	comp	olete Result	_	Busy	Addr	ess	
LD	F0	0	R1	1				Load1	No			
MUL	TF4	F0	F2	1				Load2	No			
SD	F4	0	R1	1				Load3	No		Qi	
LD	F0	0	R1	2				Store1	No			
MUL	TF4	F0	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Rese	rvation	Station	<u>1S</u>		S1	S2	RS for	RS for k	<b>(</b>			
	Time	Name	Busy	/ Op	Vj	Vk	Qj	Qk	Code	<i>:</i>		
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	No						SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	ZR1	Loo	p
Regis	Register result status											
Clo	ck	R1		F0	F2	F4	F6	F8	F10	F12	2	F30



0

80

Qi

Instruction status							Executioı Write					
Instru	uction	j	k	iteration	Issue	com	olete Result	_	Busy	Addı	ess	
LD	F0	0	R1	1	1			Load1	Yes	80		
MUL <sup>-</sup>	TF4	F0	F2	1				Load2	No			
SD	F4	0	R1	1				Load3	No		Qi	
LD	F0	0	R1	2				Store1	No			
MUL	TF4	F0	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Reservation Stations S1						S2	RS for	RS for I	(			
Time Name Busy Op					Vj	Vk	Qj	Qk	Code	<i>.</i>		
	0	Add1	No						LD	F0	0 R1	
	0	Add2	No						MULT	ΓF4	F0 F2	
	0	Add3	No						SD	F4	0 R1	
	0	Mult1	No						SUBI	R1	R1 #8	
	0	Mult2	No						BNEZ	ZR1	Loop	
Register result status												
Clo	ck	R1		F0	F2	F4	F6	F8	F10	F12	F30	



Qi

80

Load1

Instruc	tion	<u>status</u>				Execution	o Write			
Instruc	ction	j	K	iteration	Issue	complet	e Result	_	Busy Add	ress
LD	F0	0	R1	1	1			Load1	Yes 80	
MULT	F4	F0	F2	1	2			Load2	No	
SD	F4	0	R1	1				Load3	No	Qi
LD	F0	0	R1	2				Store1	No	
MULT	F4	F0	F2	2				Store2	No	
SD	F4	0	R1	2				Store3	No	
Reservation Stations					S1	S2	RS for	RS for k	(	
	Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk	Code:	
	0	Add1	No						LD F0	0 R1
	0	Add2	No						MULT F4	F0 F2
	0	Add3	No						SD F4	0 R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1	R1 #8
	0	Mult2	No						BNEZR1	Loop
Register result status										
Cloc	k	R1		<i>F</i> 0	F2	F4	F6	F8	F10 F1	2 F30
2		80	Qi	Load1		Mult1				



Instruction s	status_			Executio Write								
Instruction <i>j k iteration</i>			Issue	complete Result			Busy Address					
LD F0	0	R1	1	1			Load1	Yes	80			
MULTF4	F0	F2	1	2			Load2	No				
SD F4	0	R1	1	3			Load3	No		Qi		
LD F0	0	R1	2				Store1	Yes	80	Mult	t1	
MULTF4	F0	F2	2				Store2	No				
SD F4	0	R1	2				Store3	No				
Reservation Stations S1					S2	RS for	RS for A	S for k				
Time Name Busy Op			<sup>,</sup> Ор	Vj	Vk	Qj	Qk	Code:				
0	Add1	No						LD	F0	0	R1	
0 Add2		No						<b>MULT</b>	F4	F0	F2	
0	Add3	No						SD	F4	0	R1	
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8	
0 Mult2 No								BNEZ	R1	Loo	p	
Register result status												
Clock	R1		F0	F2	F4	F6	F8	F10	F12	<u> </u>	F30	
3	80	Qi	Load1		Mult1							



Note: MULT1 has no registers names in RS

Instruction	<u>status</u>				Execution	o Write				
Instruction	n <i>j</i>	k	iteration	Issue	complet	e Result	_	Busy A	<u>.ddr</u> e	ess
LD F0	0	R1	1	1			Load1	Yes	80	
MULTF4	F0	F2	1	2			Load2	No		
SD F4	0	R1	1	3			Load3	No		Qi
LD F0	0	R1	2				Store1	Yes	08	Mult1
MULTF4	F0	F2	2				Store2	No		
SD F4	0	R1	2				Store3	No		
Reservation	on Statio	<u>ns</u>		S1	S2	RS for	RS for A	<		
Tim	e Name	Busy	⁄ Ор	Vj	Vk	Qj	Qk	Code:		
	O Add1	No						LD F	0	0 R1
	O Add2	No						MULTF	4 F	F0 F2
	O Add3	No						SD F	4	0 R1
	0 Mult1	Yes	MULTD		R(F2)	Load1		SUBI F	R1 F	R1 #8
	0 Mult2	No						BNEZF	R1 I	_oop
Register r	esult sta	tus								
Clock	R1		<i>F0</i>	F2	F4	F6	F8	F10 F	-12.	F30
4	72	Qi	Load1		Mult1					



Instruction s	status_				Execution	oı Write			
Instruction	j	k	iteration	Issue	complet	e Result	_	Busy Ad	<u>ddr</u> ess
LD F0	0	R1	1	1			Load1	Yes 8	0
MULT F4	F0	F2	1	2			Load2	No	
SD F4	0	R1	1	3			Load3	No	Qi
LD F0	0	R1	2				Store1	Yes 8	0 Mult1
MULT F4	F0	F2	2				Store2	No	
SD F4	0	R1	2				Store3	No	
Reservation	Station	<u>18</u>		S1	S2	RS for	JRS for k	<	
Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk	_Code:	
0	Add1	No						LD FO	0 R1
0	Add2	No						MULT F4	F0 F2
0	Add3	No						SD F4	0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R	1 R1 #8
0	Mult2	No						BNEZR	1 Loop
Register res	sult stat	us							
Clock	R1		<i>F</i> 0	F2	F4	F6	F8	F10 F	12 F30
5	<b>72</b>	Qi	Load1		Mult1				



Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1			Load1	Yes	80		
MULT	F4	F0	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	F0	0	R1	2	6			Store1	Yes	80	Mul	t1
MULT	F4	F0	F2	2				Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	Reservation Stations		<u>1S</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter res	sult stati	<u>JS</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
6		72	Qi	Load2		Mult1						

Note: F0 never sees Load1 result

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1			Load1	Yes	80		
<b>MULT</b>	F4	F0	F2	1	2			Load2	Yes	72		
SD	F4	0	R1	1	3			Load3	No		Qi	
LD	F0	0	R1	2	6			Store1	Yes	80	Mul	t1
<b>MULT</b>	F4	F0	F2	2	7			Store2	No			
SD	F4	0	R1	2				Store3	No			
Reser	Reservation Stations		<u>1S</u>		S1	S2	RS for	RS for k	7			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loo	p
Regis	ter res	sult state	<u>us</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
7		72	Qi	Load2		Mult2						

Note: MULT2 has no registers names in RS

Instruction s	status_				Execution	o Write					
Instruction	j	k	iteration	Issue	complet	e Result	_	Busy	Addı	ess	
LD F0	0	R1	1	1			Load1	Yes	80		
MULT F4	F0	F2	1	2			Load2	Yes	72		
SD F4	0	R1	1	3			Load3	No		Qi	
LD F0	0	R1	2	6			Store1	Yes	80	Mult1	
MULT F4	F0	F2	2	7			Store2	Yes	72	Mult2	
SD F4	0	R1	2	8			Store3	No			
Reservation	Station	<u>ns</u>		S1	S2	RS for	RS for I	k			
Time	Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk	Code	<i>.</i>		
0	Add1	No						LD	F0	0 R	1
0	Add2	No						MULT	F4	FO F	2
0	Add3	No						SD	F4	0 R	1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #	8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	ZR1	Loop	
Register res	sult stat	us									
Clock	R1		F0	F2	F4	F6	F8	F10	F12	2 F	<del>-</del> 30
8	<b>72</b>	Qi	Load2		Mult2						



Instruction s	status_				Execution	oı Write				
Instruction	j	k	iteration	Issue	complet	te Result	_	Busy	Addı	ess
LD F0	0	R1	1	1	9		Load1	Yes	80	
MULT F4	F0	F2	1	2			Load2	Yes	72	
SD F4	0	R1	1	3			Load3	No		Qi
LD F0	0	R1	2	6			Store1	Yes	80	Mult1
MULT F4	F0	F2	2	7			Store2	Yes	72	Mult2
SD F4	0	R1	2	8			Store3	No		
Reservation	Station	<u>ns</u>		S1	S2	RS for	RS for k	<b>(</b>		
Time	Name	Busy	/ Ор	Vj	Vk	Qj	Qk	Code	:	
0	Add1	No						LD	F0	0 R1
0	Add2	No						MUL	ΓF4	F0 F2
0	Add3	No						SD	F4	0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI	R1	R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	ZR1	Loop
Register res	sult stat	us								
Clock	R1		F0	F2	F4	F6	F8	F10	F12	2 F30
9	64	Qi	Load2		Mult2					

Load1 completing; what is waiting for it?

Instruction	on status				Execution	o Write					
Instruction	on <i>j</i>	k	iteration	Issue	complet	e Result	_	Busy	Addr	ess	
LD F	) (	R1	1	1	9	10	Load1	No			
MULT F4	4 F(	) F2	1	2			Load2	Yes	72		
SD F4	<b>1</b> C	R1	1	3			Load3	No		Qi	
LD F		R1	2	6	10		Store1	Yes	80	Mult	1
MULT F4	4 F(	) F2	2	7			Store2	Yes	72	Mult	2
SD F4	1 C	R1	2	8			Store3	No			
Reserva	tion Statio	<u>ns</u>		S1	S2	RS for	,RS for k	(			
Ti	me Name	Busy	⁄ Ор	Vj	Vk	Qj	Qk	Code:			
	0 Add1	No						LD	F0	0	R1
	0 Add2	No						MULT	F4	F0	F2
	0 Add3	No						SD	F4	0	R1
	4 Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1 :	#8
	0 Mult2	Yes	MULTD		R(F2)	Load2		BNEZ	R1	Loop	
Register	result sta	<u>tus</u>									
Clock	R1		F0	F2	F4	F6	F8	F10	F12		F30
10	64	Qi	Load2		Mult2						



Load2 completing; what is waiting for it?

Instru	ction	<u>status</u>				Executio	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	F0	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	Reservation Stations		<u>ns</u>		S1	S2	RS for	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code	_		
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	3	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	4	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	:R1	Loo	p
Regis	ter re	<u>sult stat</u>	<u>us</u>									
Cloc	ck	R1		F0	F2	F4	F6	F8	F10	F12		F30
11		64	Qi	Load3		Mult2						

Instru	ction	<u>status</u>				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	F0	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	rvatior	<u>Station</u>	<u>าร</u>		S1	S2	RS for	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	2	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	3	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	p
Regis	ter res	sult stat	<u>us</u>									
Cloc	ck	R1		F0	F2	F4	F6	F8	F10	F12		F30
12		64	Qi	Load3		Mult2						

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
<b>MULT</b>	F4	F0	F2	1	2			Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	F0	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reser	Reservation Stations		<u>1S</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	2	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	р
Regis	ter res	sult stati	<u>JS</u>									
Cloc	ck	R1		F0	F2	F4	F6	F8	F10	F12		F30
13		64	Qi	Load3		Mult2						

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14		Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	Mul	t1
MULT	F4	F0	F2	2	7			Store2	Yes	72	Mul	t2
SD	F4	0	R1	2	8			Store3	No			
Reservation Stations		<u>าร</u>		S1	S2	RS for	RS for k	(				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	FO	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1	R1	#8
	1	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	p
Regis	ter res	sult stat	<u>us</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
14		64	Qi	Load3		Mult2						

Mult1 completing; what is waiting for it?

Instruc	ction s	status				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addre	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Ä	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F
MULT	F4	F0	F2	2	7	15		Store2	Yes	72	Mult	2
SD	F4	0	R1	2	8			Store3	No			
Reser	Reservation Stations		<u>IS</u>		S1	S2	RS for J	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	No						SUBI	R1	R1	#8
	0	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1	Loo	p
	U	IVIUILE	103	IVIOLID	141(12)	1 (1 2)			DITE			
Regist		sult statu		WIOLID	101(12)	14(12)			DIVLZ			
Regist Cloc	ter res			F0	F2	F4	F6	F8	F10			

Mult2 completing; what is waiting for it?

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(7
SD	F4	0	R1	2	8			Store3	No			
Reser	vatior	Station	<u>าร</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code.	-		
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regis	ter res	sult stati	<u>us</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
16		64	Qi	Load3		Mult1						

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3			Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(7
SD	F4	0	R1	2	8			Store3	Yes	64	Mul	t1
Reser	vatior	Station	<u>าร</u>		S1	S2	RS for	RS for k				
	<del></del> -		_	_					l			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
		Name Add1	<i>Busy</i> No	Ор	Vj	Vk	Qj	Qk	Code:	F0	0	R1
	0			Ор	Vj	Vk	Qj	Qk		F0	0 F0	R1 F2
	0	Add1	No	Ор	Vj	Vk	Qj	Qk	LD	F0		
	0 0 0	Add1 Add2	No No	<i>Op</i> MULTD	Vj	Vk R(F2)	Qj Load3	Qk	LD MULT	F0 F4	F0 0	F2
	0 0 0	Add1 Add2 Add3	No No No		Vj			Qk	LD MULT SD	F0 F4 F4 R1	F0 0	F2 R1 #8
Regis	0 0 0 0	Add1 Add2 Add3 Mult1	No No No Yes		Vj			Qk	LD MULT SD SUBI	F0 F4 F4 R1	F0 0 R1	F2 R1 #8
Regis	0 0 0 0 0 ter res	Add1 Add2 Add3 Mult1 Mult2	No No No Yes		F2			Qk F8	LD MULT SD SUBI BNEZ	F0 F4 F4 R1 R1	F0 0 R1 L00	F2 R1 #8

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18		Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	Yes	80	M(8	0)*R(F
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(7
SD	F4	0	R1	2	8			Store3	Yes	64	Mult	t1
Reser	vatior	<b>Station</b>	<u>1S</u>		S1	S2	RS for	RS for k	<del>-</del>			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:	•		
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						NALIL T			F2
									MULT	Γ4	F0	1 4
	0	Add3	No						SD	F4	0	R1
		Add3 Mult1		MULTD		R(F2)	Load3				0	
	0		No	MULTD		R(F2)	Load3		SD	F4 R1	0	R1 #8
Regis	0	Mult1	No Yes No	MULTD		R(F2)	Load3		SD SUBI	F4 R1	0 R1	R1 #8
Regis Cloc	0 0 ter res	Mult1 Mult2	No Yes No	MULTD F0	F2	R(F2)	Load3 F6	F8	SD SUBI	F4 R1 R1	0 R1 Loo	R1 #8 p

Instruc	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(7
SD	F4	0	R1	2	8			Store3	Yes	64	Mult	<u>:1</u>
Reser	vation	Station	<u>IS</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regist	ter res	sult statu	<u>us</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
19		56	Qi	Load3		Mult1						

Instruc	ction s	status				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULT	F4	F0	F2	2	7	15	16	Store2	Yes	72	M(7	2)*R(7
SD	F4	0	R1	2	8	20		Store3	Yes	64	Mult	<u>:1</u>
Reser	vation	<b>Station</b>	<u>IS</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	0	Add1	No						LD	F0	0	R1
	0	Add2	No						MULT	F4	F0	F2
	0	Add3	No						SD	F4	0	R1
	0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1	#8
	0	Mult2	No						BNEZ	R1	Loo	р
Regist	ter res	sult statu	<u>us</u>									
Cloc	k	R1		F0	F2	F4	F6	F8	F10	F12		F30
20		56	Qi	Load3		Mult1						

Instru	ction s	status_				Execution	Write					
Instru	ction	j	k	iteration	Issue	complete	Result		Busy	Addr	ess	
LD	F0	0	R1	1	1	9	10	Load1	No			
MULT	F4	F0	F2	1	2	14	15	Load2	No			
SD	F4	0	R1	1	3	18	19	Load3	Yes	64	Qi	
LD	F0	0	R1	2	6	10	11	Store1	No			
MULT	F4	F0	F2	2	7	15	16	Store2	No			
SD	F4	0	R1	2	8	20	21	Store3	Yes	64	Mul	t1
Reser	vatior	Station	<u>าร</u>		S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code.	-		
		<i>Name</i> Add1	<i>Busy</i> No	Ор	Vj	Vk	Qj	Qk	Code:	F0	0	R1
	0			Ор	Vj	Vk	Qj	Qk		F0	0 F0	R1 F2
	0	Add1	No	Ор	Vj	Vk	Qj	Qk	LD	F0		
	0 0 0	Add1 Add2	No No	<i>Op</i> MULTD	Vj	Vk R(F2)	Qj Load3	Qk	LD MULT	F0 F4	F0 0	F2
	0 0 0	Add1 Add2 Add3	No No No		Vj			Qk	LD MULT SD	F0 F4 F4 R1	F0 0	F2 R1 #8
Regis	0 0 0 0	Add1 Add2 Add3 Mult1	No No No Yes		Vj			Qk	LD MULT SD SUBI	F0 F4 F4 R1	F0 0 R1	F2 R1 #8
Regis:	0 0 0 0 0 ter res	Add1 Add2 Add3 Mult1 Mult2	No No No Yes		Vj F2			Qk F8	LD MULT SD SUBI	F0 F4 F4 R1 R1	F0 0 R1 L00	F2 R1 #8 p

#### Conclusion

- ☐ Summary
  - → The Tomasulo dynamic instruction scheduling algorithm
    - Reservations stations: renaming to larger set of registers + buffering source operands
    - Prevents registers as bottleneck
    - Avoids WAR, WAW hazards of Scoreboard
    - Allows loop unrolling in HW
    - HW exploiting ILP
    - Not limited to basic blocks (integer units gets ahead, beyond branches)
    - Helps cache misses as well
- → Next Lecture
  - → Control hazards and ILP
  - → Reducing branch penalties with dynamic H/W prediction



Reading assignment includes section 3.2 in the textbook