



A selective gate-recess and passivation integrated process for high-performance enhancement-mode GaN HEMTs on an ultrathin barrier

Xuankun Wu^{a,b}, Changxin Mi^{a,b}, Zhe Cheng^{a,b}, Shujie Xie^{a,b}, Boyang Yi^{a,b}, Mengxiao Lian^{a,b}, Jiaheng He^a, Zongyang Hu^a, Yun Zhang^{a,b,*}

^a Laboratory of Solid-State Optoelectronics Information Technology, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, 100083, China

^b Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing, 100049, China

ARTICLE INFO

Keywords:

GaN enhancement-mode HEMT
Ultrathin barrier
Selective etching
Passivation
Radio-frequency performance

ABSTRACT

Enhancement-mode (E-mode) operation is essential for GaN high-electron-mobility transistors (HEMTs) to enable power-efficient and simplified RF circuit design. Conventional gate-recess techniques often face trade-offs among threshold voltage uniformity, channel damage, and access region resistance, especially when employing ultrathin barriers for scaling. In this work, we present an integrated fabrication process combining an ultrathin InAlN/AlN composite barrier, a highly selective gate recess etch, and a plasma-enhanced chemical vapor deposition silicon nitride passivation layer. The highly selective etch (GaN/InAlN selectivity >19.5) enables precise removal of the GaN cap with minimal channel damage, while the passivation layer effectively enhances the two-dimensional electron gas conductivity in the access regions. The fabricated E-mode HEMTs with a 130-nm gate demonstrate a threshold voltage of +0.25 V, a maximum saturation drain current density of 560 mA/mm, and excellent RF performance with current gain cut-off/maximum oscillation frequencies (f_T/f_{max}) of 85/235 GHz for the 130-nm gate device. The demonstrated performance underscores the effectiveness of this integrated process and its potential for enabling high-frequency, enhancement-mode GaN electronics.

1. Introduction

Over the past decade, gallium nitride (GaN)-based high electron mobility transistors (HEMTs) have been demonstrated to exhibit excellent radio-frequency (RF) power switching and high-frequency performance, owing to their wide bandgap, high critical electric field, and inherent polarization effects [1,2]. This polarization effect, which originates from the polar properties of III-N materials, presents a significant challenge for the fabrication of enhancement-mode (E-mode) GaN HEMTs [3,4]. Consequently, the majority of reported devices to date operate in depletion-mode (D-mode) [1,5–7]. However, E-mode HEMTs are of significant importance for expanding the applications of HEMTs. The circuit design can be simplified by using E-mode devices, as passive components typically required for biasing in high-frequency circuits often introduce substantial losses [4,8]. Furthermore, E-mode HEMTs are highly favored for power switching applications due to their inherent fail-safe operation and low power consumption [9]. Recently, Then et al. demonstrated a GaN chiplet technology on 300 mm

GaN-on-Si with comprehensive reliability studies, further advancing E-mode GaN HEMTs for high-frequency and power applications [10].

Among the various techniques for achieving E-mode operation, such as p-GaN gate and fluorine implantation, the recessed-gate approach is particularly favored for RF applications due to its compatibility with high-frequency performance [11–19]. This method relies on thinning the gate region barrier layer to deplete the two-dimensional electron gas (2DEG). However, conventional recess etching is typically time-controlled, leading to sensitivity to process variations. This often results in non-uniform threshold voltage (V_{th}) and transconductance (g_m), and often introduces plasma-induced damage that degrades channel mobility and ultimate frequency performance [20–23].

Highly selective etching processes that automatically terminate at the barrier/cap interface have been developed to address these issues. For instance, inductively coupled plasma (ICP) etching with high GaN/InAlN selectivity enables self-termination, providing precise barrier thickness control and minimal channel damage [24–26]. This technique facilitates the use of ultrathin barriers, which are intrinsically depleted

* Corresponding author. Laboratory of Solid-State Optoelectronics Information Technology, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, 100083, China.

E-mail addresses: wuxuankun21@mails.ucas.ac.cn (X. Wu), yzhang34@semi.ac.cn (Y. Zhang).

<https://doi.org/10.1016/j.mejo.2026.107241>

Received 3 February 2026; Received in revised form 30 April 2026; Accepted 1 May 2026

Available online 7 May 2026

1879-2391/© 2026 Published by Elsevier Ltd.

and thus naturally suited for E-mode operation. However, a fundamental drawback of such ultrathin-barrier heterostructures is the severely limited 2DEG conductivity in the source/drain access regions, leading to high parasitic resistance [3,27].

Effective surface passivation is therefore essential to recover access region conductivity. Studies have shown that dielectric layers such as silicon nitride (SiN) can significantly enhance 2DEG transport properties in thin-barrier structures through polarization and interface charge effects [28–33]. For example, passivation has been shown to reduce sheet resistance (R_{sh}) by orders of magnitude and increase 2DEG density in ultrathin-barrier devices [3,27]. Therefore, the successful integration of a highly selective, self-terminating gate recess with an effective passivation scheme is a critical pathway to realizing high-performance E-mode HEMTs, yet a systematic demonstration combining these elements remains necessary.

In this work, we demonstrate this integrated approach by fabricating E-mode HEMTs based on an ultrathin-barrier heterostructure. The key fabrication steps consist of selectively removing the GaN cap layer to leave an ultrathin barrier (1 nm InAlN/1 nm AlN) under the gate using a highly repeatable etching process, and depositing a 20 nm PECVD SiN film that serves as both a passivation and protection layer, effectively enhancing 2DEG transport in the access regions. The resulting device demonstrates a threshold voltage of 0.25 V, a maximum saturation drain current density of 560 mA/mm, a current gain cut-off frequency (f_T) of 85 GHz, and a maximum oscillation frequency (f_{max}) of 235 GHz, which confirms its potential for high-speed mixed-signal GaN-based circuits.

2. Experimental

2.1. Epitaxial structure and material properties

The epitaxial structure was grown on a sapphire substrate via metal-organic chemical vapor deposition (MOCVD). The layer sequence consisted of a 1.5- μm semi-insulating GaN buffer, a 300-nm GaN channel, a composite barrier of 1-nm InAlN/1-nm AlN, and a 2-nm GaN cap layer. Hall measurements of the as-grown material revealed a 2DEG sheet density of $3.6 \times 10^{11} \text{ cm}^{-2}$ and a high R_{sh} of $4.5 \times 10^4 \Omega/\square$, consistent with the expected carrier depletion in the ultrathin-barrier access regions.

2.2. Device fabrication process

Device fabrication commenced with the deposition of a silicon dioxide (SiO₂) layer by plasma-enhanced chemical vapor deposition (PECVD). Electron-beam lithography (EBL) and reactive ion etching were used to define a SiO₂ hard mask, which patterned a 350-nm source-drain distance and regions for subsequent regrowth. A 50-nm silicon-doped n⁺-GaN layer was selectively regrown by MOCVD at 930 °C to form low-resistance ohmic contact areas. The SiO₂ mask was then removed using a buffered oxide etch (BOE), followed by mesa isolation via ICP etching. Ohmic contacts were formed by electron-beam evaporation of Ti/Au (20/200 nm) and liftoff.

2.3. Gate formation with selective recess etching

A T-shaped gate with a foot length (L_g) of 130 nm and a total width of $2 \times 20 \mu\text{m}$ was defined by EBL. The key gate recess was formed using a highly selective ICP etching process with SF₆-based chemistry. This process is characterized by a high GaN-to-InAlN etch selectivity ($>19.5:1$), with GaN and InAlN etch rates of 10 nm/min and 0.51 nm/min, respectively (Fig. 1). This high selectivity enables the precise, self-terminating removal of the 2-nm GaN cap layer, thereby exposing the underlying ultrathin InAlN/AlN barrier with minimal damage to preserve channel integrity. Considering the $\pm 0.5 \text{ nm}$ growth tolerance of the GaN cap, a fixed etch time of 20 s was applied, which may result in a slight over-etch. Immediately following the recess, the Ni/Au (20/




Fig. 1. Etch depth dependency over time for recessed InAlN, demonstrating high selectivity ($>19.5:1$).

250 nm) gate metal was deposited by electron-beam evaporation and liftoff.

2.4. Passivation and final processing

Finally, a 20-nm-thick PECVD SiN layer was deposited and the SiN in the pad region was removed by BOE. This layer serves the dual purpose of surface passivation and polarization enhancement. Hall measurements confirmed the effectiveness of the passivation, showing a significant increase in the 2DEG sheet density to $7.9 \times 10^{12} \text{ cm}^{-2}$ and a corresponding reduction in sheet resistance to $401 \Omega/\square$ in the access regions. A schematic of the completed device is shown in Fig. 2. The fabricated devices were then characterized for their DC, RF, and surface morphological properties, as detailed in the following section.

3. Results and discussion

3.1. Surface morphology and etch quality

The structural and compositional characteristics of the gate region are detailed in Fig. 3. Fig. 3(a) is a scanning electron microscopy (SEM) image of the T-gate, with the red rectangle marking the specific area from which the cross-sectional TEM sample was extracted. The cross-sectional transmission electron microscope (TEM) image in Fig. 3(b) shows the recessed area, where the measured ultrathin InAlN/AlN barrier (approximately 2.3 nm in thickness) remains intact with a sharp interface, confirming the self-terminated removal of the GaN cap. Energy-dispersive X-ray spectroscopy (EDS) elemental maps (Fig. 3(c, d)) under the gate provide further evidence: the Ga signal is depleted in the recess. While the Al map shows its strongest intensity localized within the barrier layer, a faint upward diffusion signal is also observed. Critically, there is no downward extension of the primary Al signal,




Fig. 2. (a) Schematic drawing of the E-mode HEMT and (b) energy band diagram.




Fig. 3. Gate region characterization. (a) SEM image of the fabricated T-shaped gate. The red rectangle indicates the area where the cross-sectional TEM sample was lifted out. (b) Cross-sectional TEM image showing the GaN cap recess and the intact ultrathin InAlN/AlN barrier after metallization. Corresponding EDS elemental maps of the region under the gate for (c) Ga and (d) Al. (For interpretation of the references to colour in this figure legend, the reader is referred to the Web version of this article.)

confirming that the recess etch did not penetrate the barrier. The barrier's lattice fringes in the high-resolution TEM image are also well-resolved, indicating minimal crystallographic damage.

To evaluate the surface integrity after etching, atomic force microscopy (AFM) was performed on a representative area etched under identical conditions. The root-mean-square (RMS) roughness measured in this etched region is 0.269 nm, which is comparable to, and slightly lower than, the 0.284 nm RMS roughness of the pristine GaN cap surface. It should be noted that the RMS value reported in Fig. 1 (~0.23 nm) was measured on a large-area test coupon, representing the intrinsic smoothness of the etching process, while the value of 0.269 nm reported here was measured on the actual sub-micrometer gate recess region (130 nm × 20 μm) on the device wafer. The slightly higher RMS in the device recess is attributed to microloading effects and mask-edge-induced local non-uniformities, which are inherent to small-feature etching. This maintained smoothness indicates that the selective etching process introduces minimal additional roughness, supporting its low-damage nature which is crucial for preserving channel mobility.

3.2. Electrical characteristics and contact resistance

To evaluate the impact of passivation on access resistance, transmission-line measurements (TLMs) were performed with gap spacings of 2, 6, 10, 15, and 20 μm, defined by the edges of the regrown n⁺-GaN contacts (Fig. 4). The measurements yielded a R_{sh} of 430 Ω/□, and an access resistance (R_{ac} , from the ohmic metal to the gate edge) of 0.434 Ω mm. The extracted R_{sh} of 430 Ω/□ represents a significant reduction from the value of ~10⁴ Ω/□ measured before passivation. This quantitative improvement, along with the low R_{ac} , directly confirms the effectiveness of the PECVD SiN layer in restoring 2DEG conductivity in the access regions, which is critical for achieving the low on-resistance (R_{on}) observed in the devices. The enhancement of 2DEG conductivity is primarily attributed to the electrostatic induction effect




Fig. 4. TLMs of the E-mode HEMT structure before and after SiN passivation with a measurement schematic.

of the PECVD SiN layer. Fixed positive charges within the dielectric generate an additional vertical electric field at the interface, which further bends the energy bands of the underlying heterostructure and leads to an increased 2DEG concentration in the access regions [34,35]. The low access resistance achieved through passivation directly contributes to the favourable DC performance observed in the devices, as shown in Fig. 5 of following discussion.

The DC characteristics of the device were measured using a Keithley 4200A-SCS parameter analyzer. Fig. 5 presents the output and transfer characteristics of the device. An on-resistance of 2.0 Ω mm was extracted. A maximum output drain current density of 560 mA/mm was achieved at $V_{gs} = 2$ V and $V_{ds} = 5$ V, which is 40 times the value measured before passivation. The slight non-linearity at low drain bias is attributed to the moderate 2DEG density and non-ideal injection from the regrown n⁺-GaN contact. According to the quantum contact resistance




Fig. 5. (a) Output characteristics of the E-mode HEMT after SiN passivation, with the inset showing the results before SiN passivation, and (b) transfer characteristics of the E-mode HEMT after SiN passivation, with the inset showing statistical results of V_{th} .

theory [36,37], the minimum access resistance is $R_{ac} = (0.026 \Omega \text{ mm}) \cdot (10^{13}/n_s)^{0.5}$. The n^+ -GaN doping concentration ($5 \times 10^{19} \text{ cm}^{-3}$) adopted from D-mode devices may be too high for our lower 2DEG density, causing band mismatch that hinders low-bias injection. This non-linearity diminishes at higher V_{gs} . The ultrathin InAlN/AlN polarization layer effectively suppresses short-channel effects in the device, as evidenced by the saturated output current characteristics maintaining a relatively flat profile beyond the knee voltage. The transfer characteristics were measured at a V_{ds} of 2 V, revealing a peak g_m of 492 mS/mm at $V_{gs} = 0.6 \text{ V}$. A V_{th} of 0.25 V was determined by extrapolating the tangent line at the peak g_m point on the drain current curve. The V_{th} values are reasonably uniform as shown in the inset of Fig. 5(b), with a variation of $\sim 0.08 \text{ V}$. This uniformity primarily attests to the reproducibility and precision of the highly selective, self-terminating gate recess process. No significant thermal shift in the threshold voltage was observed after a post-annealing process at 500°C . Studies have indicated that in devices fabricated using SF₆-based ICP etching, fluorine incorporation exhibits no measurable impact on the threshold voltage, even following post-annealing at temperatures as high as 800°C [11, 38].

3.3. RF performance and benchmarking

Small-signal characterization from 1 GHz to 67 GHz was performed using a Keysight N5247B network analyzer. An on-wafer SOLT (Short-Open-Load-Thru) calibration was conducted, followed by de-embedding using on-chip open and short structures to eliminate the parasitic pad capacitance and inductance. At a bias of $V_{gs} = 0.2 \text{ V}$ and $V_{ds} = 8 \text{ V}$, f_T and f_{max} were extracted to be 85 GHz and 235 GHz, respectively, by extrapolating with a -20 dB/decade slope. The bold solid lines in the figure represent the simulated RF gains based on a small-signal equivalent circuit model, with the extracted parameters listed in the accompanying table; the close agreement between simulation and measurement validates the accuracy of the extracted parameters [2] (Fig. 6). The resulting figure of merit, $f_T \times L_g$, which reflects the electron velocity under the gate and is critical for power amplifier performance, reaches $11.1 \text{ GHz } \mu\text{m}$ for the device with $L_g = 130 \text{ nm}$. The high $f_T \times L_g$ value can be attributed to the preserved channel mobility owing to the damage-free selective etching, combined with the enhanced 2DEG density from PECVD SiN passivation, which collectively reduced access resistance and improved carrier velocity. As benchmarked against other gate-recessed E-mode GaN HEMTs in the literature (Fig. 7), this value exceeds that of most reported devices with similar gate lengths (100–150 nm) and is competitive with the state-of-the-art. This result stems from the combined benefits of low-damage etching, ultrathin barrier design, and effective passivation, which collectively enhance channel velocity and reduce parasitic resistances. Such a competitive benchmarking position demonstrates the effectiveness of the integrated approach of an ultrathin barrier, a high-selectivity self-terminating recess etch, and an effective passivation in achieving high-frequency performance alongside reliable enhancement-mode operation.

4. Conclusions

In this work, high-performance enhancement-mode GaN HEMTs were achieved through the integration of an ultrathin InAlN/AlN composite barrier, a highly selective self-terminating gate recess etch, and a PECVD SiN passivation layer. The fabricated devices demonstrate a threshold voltage of $+0.25 \text{ V}$, a maximum saturation drain current density of 560 mA/mm , and excellent RF performance with f_T/f_{max} of $85/235 \text{ GHz}$ and a competitive $f_T \times L_g$ of $11.1 \text{ GHz } \mu\text{m}$. This integrated approach provides a scalable and low-damage fabrication path for E-mode HEMTs by effectively addressing the dual challenges of precise gate-recess control and access region conductivity recovery. The methodology demonstrates that the combined use of selective etching and interface engineering enables both stable enhancement-mode operation




Fig. 6. Small-signal RF characteristics and modeled RF parameters for the E-mode HEMT with $L_g = 130 \text{ nm}$.




Fig. 7. Benchmark of $f_T \times L_g$ of gate-recessed E-mode GaN HEMTs fabricated on different substrates [15,16,19,39–50].

and high-frequency potential. Future work to further advance the performance of such ultrathin-barrier devices may involve optimizing the individual components of this integrated process, particularly the passivation technology (e.g., deposition process, interface control, and thermal stability). These improvements are expected to further enhance device reliability and power density, solidifying the potential of this integrated process for next-generation millimeter-wave power and mixed-signal applications.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

This work was supported by the CAS Project for Young Scientists in Basic Research under Grant YSBR-064.

Data availability

Data will be made available on request.

References

- [1] Y. He, L. Zhang, Z. Cheng, C. Li, J. He, S. Xie, X. Wu, C. Wu, Y. Zhang, Scaled InAlN/GaN HEMT on sapphire with f_T/f_{max} of 190/301 GHz, *IEEE Trans. Electron. Dev.* 70 (6) (2023) 3001–3004.
- [2] K. Shinohara, D.C. Regan, Y. Tang, A.L. Corrion, D.F. Brown, J.C. Wong, J. F. Robinson, H.H. Fung, A. Schmitz, T.C. Oh, S.J. Kim, P.S. Chen, R.G. Nagele, A. D. Margomenos, M. Micovic, Scaling of GaN HEMTs and schottky diodes for submillimeter-wave MMIC applications, *IEEE Trans. Electron. Dev.* 60 (10) (2013) 2982–2996.
- [3] A.L. Corrion, K. Shinohara, D. Regan, I. Milosavljevic, P. Hashimoto, P. J. Willadsen, A. Schmitz, D.C. Wheeler, C.M. Butler, D. Brown, S.D. Burnham, M. Micovic, Enhancement-mode AlN/GaN/AlGaN DHFET with 700-mS/mm g_m and 112-GHz f_T , *IEEE Electron Device Lett.* 31 (10) (2010) 1116–1118.
- [4] H.W. Then, M. Radosavljevic, Q. Yu, A. Latorre-Rey, H. Vora, S. Bader, I. Momson, D. Thomson, M. Beumer, P. Koirala, J. Peck, A. Oni, T. Hoff, R. Jordan, T. Michaelos, N. Nair, P. Nordeen, A. Vyatsikh, I. Ban, A. Zubair, S. Rami, P. Fischer, Enhancement-Mode 300-mm GaN-on-Si(111) With Integrated Si CMOS for Future mm-Wave RF Applications, *IEEE Microwave and Wireless Technology Letters* 33 (6) (2023) 835–838.
- [5] J. He, Z. Cheng, S. Xie, C. Mi, X. Wu, L. Zhang, Y. Zhang, High-performance GaN HEMTs with GaON under-gate cap layer via barrier-friendly selective plasma oxidation, *Appl. Phys. Lett.* 126 (14) (2025).
- [6] Y.C. Zhang, S. Huang, K. Wei, S. Zhang, X.H. Wang, Y.K. Zheng, G.G. Liu, X. J. Chen, Y.K. Li, X.Y. Liu, Millimeter-wave AlGaIn/GaN HEMTs with 43.6% power-added-efficiency at 40 GHz fabricated by atomic layer etching gate recess, *IEEE Electron Device Lett.* 41 (5) (2020) 701–704.
- [7] P.-F. Wang, M.-H. Mi, M. Zhang, Q. Zhu, J.-J. Zhu, Y.-W. Zhou, J.-W. Chen, Y.-L. Chen, J.-L. Liu, L. Yang, B. Hou, X.-H. Ma, Y. Hao, Demonstration of 16 THz V Johnson's figure-of-merit and 36 THz V_{fmax} -VBK in ultrathin barrier AlGaIn/GaN HEMTs with slant-field-plate T-gates, *Appl. Phys. Lett.* 120 (10) (2022).
- [8] M. Su, C.C. Chen, S. Rajan, Prospects for the application of GaN power devices in hybrid electric vehicle drive systems, *Semicond. Sci. Technol.* 28 (7) (2013).
- [9] J.Q. He, W.C. Cheng, Q. Wang, K. Cheng, H.Y. Yu, Y. Chai, Recent advances in GaN-Based power HEMT devices, *Adv. Electron. Mater.* 7 (4) (2021).
- [10] H.W. Then, S. Bader, A. Zubair, H. Vora, P. Golani, P. Koirala, M. Beumer, T. Widodo, A. Orbase, P. McIllece, A. Vyatsikh, T. Hoff, R. Nahm, K. Maxey, D. Frolov, I. Khandelwal, S. Jayaprakash, K. Narayanan, J. Rangaswamy, M. Radosavljevic, GaN chiplet technology based on 300mm gan-on-silicon, in: *Proc. 2025 IEEE International Electron Devices Meeting (IEDM)*, 2025.
- [11] C. Ostermaier, G. Pozzovivo, J.F. Carlin, B. Basnar, W. Schrenk, Y. Douvry, C. Gagliardi, J.C. DeJaeger, K. Cicco, K. Fröhlich, M. Gonschorek, N. Grandjean, G. Strasser, D. Pogany, J. Kuzmik, Ultrathin InAlN/AlN barrier HEMT with high performance in normally off operation, *IEEE Electron Device Lett.* 30 (10) (2009) 1030–1032.
- [12] Y. Cheng, Y.H. Ng, Z. Zheng, K.J. Chen, RF enhancement-mode p-GaN gate HEMT on 200 mm-Si substrates, *IEEE Electron Device Lett.* 44 (1) (2023) 29–31.
- [13] Y. Cai, Y. Zhou, K.M. Lau, K.J. Chen, Control of threshold voltage of AlGaIn/GaN HEMTs by fluoride-based plasma treatment: from depletion mode to enhancement mode, *IEEE Trans. Electron. Dev.* 53 (9) (2006) 2207–2215.
- [14] G.P. Rao, B. Saritha, A. Lenka, T.R. Lenka, H.P.T. Nguyen, A review on the evolution and outlook of E-mode III-nitride HEMTs: comparative insights into architectures and performance, *Micro Nanostruct.* (2026) 209.
- [15] T. Palacios, C.S. Suh, A. Chakraborty, S. Keller, S.P. DenBaars, U.K. Mishra, High-performance E-mode AlGaIn/GaN HEMTs, *IEEE Electron Device Lett.* 27 (6) (2006) 428–430.
- [16] R. Wang, P. Saunier, X. Xing, C. Lian, X. Gao, S. Guo, G. Snider, P. Fay, D. Jena, H. Xing, Gate-recessed enhancement-mode InAlN/AlN/GaN HEMTs with 1.9-A/mm drain current density and 800-mS/mm transconductance, *IEEE Electron Device Lett.* 31 (12) (2010) 1383–1385.
- [17] L.Y. Shen, X.T. Zhou, L. Zheng, X.H. Cheng, A fin-gate p-GaN HEMT with high threshold voltage and improved dynamic performance, *Microelectron. J.* (2024) 153.
- [18] Y. Zhou, M. Mi, C. Gong, P. Wang, X. Wen, Y. Chen, J. Liu, M. Yang, M. Zhang, Q. Zhu, X. Ma, Y. Hao, High-efficiency millimeter-wave enhancement-mode ultrathin-barrier AlGaIn/GaN Fin-HEMT for low-voltage terminal applications, *IEEE Trans. Electron. Dev.* 71 (3) (2024) 1383–1386.
- [19] J. Du, B. Hou, L. Yang, Y. Zhang, Q. Zhu, M. Zhang, M. Wu, S. Huang, F. Song, H. Lu, X. Niu, M. Jia, Q. Chang, Q. Yu, B. Xue, W. Zhao, X. Ma, Y. Hao, High RF performance E-Mode gan-on-si HEMTs with p_{out} of 5.32 W/mm using high-quality ultrathin buffer, *IEEE Electron Device Lett.* 46 (3) (2025) 349–352.
- [20] M. Tao, S.F. Liu, B. Xie, C.P. Wen, J.Y. Wang, Y.L. Hao, W.G. Wu, K. Cheng, B. Shen, M.J. Wang, Characterization of 880 V normally off GaN MOSHEMT on silicon substrate fabricated with a plasma-free, self-terminated gate recess process, *IEEE Trans. Electron. Dev.* 65 (4) (2018) 1453–1457.
- [21] M.Y. Hua, X.B. Cai, S. Yang, Z.F. Zhang, Z.Y. Zheng, N. Wang, K.J. Chen, Enhanced gate reliability in GaN MIS-FETs by converting the GaN channel into crystalline gallium oxynitride, *ACS Appl. Electron. Mater.* 1 (5) (2019) 642–648.
- [22] R.J. Shul, L. Zhang, A.G. Baca, C.G. Willison, J. Han, S.J. Pearton, K.P. Lee, F. Ren, Inductively coupled high-density plasma-induced etch damage of GaN MESFETs, *Solid State Electron.* 45 (1) (2001) 13–17.
- [23] J.J. Mo, B.B. Lv, X.R. Zhao, Modulating surface trapping and electric-field distribution in 0.1 μ m GaN HEMTs via localized cap-layer engineering, *Microelectron. J.* (2026) 174.
- [24] M. Blaho, D. Gregusová, S. Hascík, A. Seifertová, M. Tapajna, J. Soltys, A. Satka, L. Nagy, A. Chvála, J. Marek, J.F. Carlin, N. Grandjean, G. Konstantinidis, J. Kuzmik, Technology of integrated self-aligned E/D-mode n^{++} GaN/InAlN/AlN/GaN MOS HEMTs for mixed-signal electronics, *Semicond. Sci. Technol.* 31 (6) (2016).
- [25] B. Lu, M. Sun, T. Palacios, An etch-stop barrier structure for GaN high-electron-mobility transistors, *IEEE Electron Device Lett.* 34 (3) (2013) 369–371.
- [26] C. Ostermaier, G. Pozzovivo, B. Basnar, W. Schrenk, J.F. Carlin, M. Gonschorek, N. Grandjean, A. Vincze, L. Toth, B. Pécz, G. Strasser, D. Pogany, J. Kuzmik, Characterization of plasma-induced damage of selectively recessed GaN/InAlN/AlN/GaN heterostructures using SiCl₄ and SF₆, *Jpn. J. Appl. Phys.* 49 (11) (2010).
- [27] S. Huang, X.Y. Liu, X.H. Wang, X.W. Kang, J.H. Zhang, J. Fan, J.Y. Shi, K. Wei, Y. K. Zheng, H.W. Gao, Q. Sun, M.J. Wang, B. Shen, K.J. Chen, Ultrathin-barrier AlGaIn/GaN heterostructure: a recess-free technology for manufacturing high-performance gan-on-si power devices, *IEEE Trans. Electron. Dev.* 65 (1) (2018) 207–214.
- [28] D.F. Brown, K. Shinohara, A. Williams, I. Milosavljevic, R. Grabar, P. Hashimoto, P. J. Willadsen, A. Schmitz, A.L. Corrion, S. Kim, D. Regan, C.M. Butler, S. D. Burnham, M. Micovic, Monolithic integration of Enhancement- and depletion-mode AlN/GaN/AlGaN DHFETs by selective MBE regrowth, *IEEE Trans. Electron. Dev.* 58 (4) (2011) 1063–1067.
- [29] W.H. Jang, J.H. Yim, H. Kim, H.Y. Cha, Recess-free E-Mode AlGaIn/GaN MIS-HFET with crystalline PEALD AlN passivation process, *Electronics* 12 (7) (2023).
- [30] H.S. Kim, M.J. Kang, W.H. Jang, K.S. Seo, H. Kim, H.Y. Cha, PECVD SiN_x passivation for AlGaIn/GaN HFETs with ultra-thin AlGaIn barrier, *Solid State Electron.* (2020) 173.
- [31] S.F. Liu, M.J. Wang, M. Tao, R.Y. Yin, J.N. Gao, H.Z. Sun, W. Lin, C.P. Wen, J. Y. Wang, W.G. Wu, Y.L. Hao, Z.F. Zhang, K.J. Chen, B. Shen, Gate-recessed Normally-OFF GaN MOSHEMT with improved channel mobility and dynamic performance using AlN/Si₃N₄ as passivation and post gate-recess channel protection layers, *IEEE Electron Device Lett.* 38 (8) (2017) 1075–1078.
- [32] Q. Su, J. Zhu, M. Li, B. Zhang, L. Qin, Q. Zhu, X. Ma, Stress Modulation of 2DEG Concentration in Thin-Barrier AlGaIn/GaN HEMT on Si Substrate via LPCVD SiN: experiment and Simulation, *Microelectron. J.* (2026).
- [33] T. Luan, S. Huang, G. Jing, J. Fan, H. Yin, X. Gao, S. Zhang, K. Wei, Y. Li, Q. Jiang, X. Wang, B. Hou, L. Yang, X. Ma, X. Liu, Recess-free enhancement-mode AlGaIn/GaN RF HEMTs on Si substrate, *J. Semiconduct.* 45 (6) (2024).
- [34] S. Huang, X.H. Wang, X.Y. Liu, Q. Sun, K.J. Chen, An ultrathin-barrier AlGaIn/GaN heterostructure: a recess-free technology for the fabrication and integration of GaN-based power devices and power-driven circuits, *Semicond. Sci. Technol.* 36 (4) (2021).
- [35] S. Huang, X.H. Wang, X.Y. Liu, Y.C. Li, J. Fan, H.B. Yin, K. Wei, Y.K. Zheng, Q. Sun, B. Shen, Interface charge effects on 2-D electron gas in vertical-scaled ultrathin-barrier AlGaIn/GaN heterostructure, *IEEE Trans. Electron. Dev.* 68 (1) (2021) 36–41.
- [36] J. Guo, G. Li, F. Faria, Y. Cao, R. Wang, J. Verma, X. Gao, S. Guo, E. Beam, A. Ketterson, M. Schuette, P. Saunier, M. Wistey, D. Jena, H. Xing, MBE-regrown ohmics in InAlN HEMTs with a regrowth interface resistance of 0.05 Ω -mm, *IEEE Electron Device Lett.* 33 (4) (2012) 525–527.
- [37] H. Qie, J. Liu, Q. Li, Q. Sun, H. Gao, X. Sun, Y. Zhou, H. Yang, Selective area epitaxy of degenerate n-GaN for HEMT ohmic contact by MOCVD, *Appl. Phys. Lett.* 121 (21) (2022).
- [38] T. Lalinsky, G. Vanko, A. Vincze, S. Hascík, J. Osvald, D. Donoval, M. Tomáška, I. Kostic, Effect of fluorine interface redistribution on performance of AlGaIn/GaN HEMTs, *Microelectron. Eng.* 88 (2) (2011) 166–169.
- [39] M. Higashiwaki, T. Mimura, T. Matsui, Enhancement-mode AlN/GaN HFETs using Cat-CVD SiN, *IEEE Trans. Electron. Dev.* 54 (6) (2007) 1566–1570.
- [40] S. Maroldt, C. Haupt, W. Pletschen, S. Müller, R. Quay, O. Ambacher, C. Schippel, F. Schwierz, Gate-recessed AlGaIn/GaN based enhancement-mode high electron mobility transistors for high frequency operation, *Jpn. J. Appl. Phys.* 48 (4S) (2009).
- [41] M.L. Schuette, A. Ketterson, B. Song, E. Beam, T.-M. Chou, M. Pilla, H.-Q. Tserng, X. Gao, S. Guo, P.J. Fay, H.G. Xing, P. Saunier, Gate-recessed integrated E/D GaN HEMT technology with $f_T/f_{max} > 300$ GHz, *IEEE Electron Device Lett.* 34 (6) (2013) 741–743.
- [42] Y. Kong, J. Zhou, C. Kong, Y. Zhang, X. Dong, H. Lu, T. Chen, N. Yang, Monolithic integration of E/D-Mode AlGaIn/GaN MIS-HEMTs, *IEEE Electron Device Lett.* 35 (3) (2014) 336–338.
- [43] L.T. Xuan, R. Aubry, N. Michel, O. Patard, J.C. Jacquet, S. Piotrowicz, M. Oualli, P. Gamarra, C. Potier, D. Lancereau, S.L. Delage, S. Laurent, P. Bouysse, R. Quéré, Ieee: "normally-off AlGaIn/GaN recessed MOS-HEMTs on Normally-on epitaxial structures for microwave power applications, in: *Book normally-off AlGaIn/GaN Recessed MOS-HEMTs on Normally-on Epitaxial Structures for Microwave Power Applications*, 68, 2016, p. 65.
- [44] B. Hou, X. Ma, L. Yang, J. Zhu, Q. Zhu, L. Chen, M. Mi, H. Zhang, M. Zhang, P. Zhang, X. Zhou, Y. Hao, 1.5-V-threshold-voltage Schottky barrier normally-off AlGaIn/GaN high-electron-mobility transistors with f_T/f_{max} of 41/125 GHz, *APEX* 10 (7) (2017).

- [45] J.-M. Lee, H.-K. Ahn, H.-W. Jung, M.-J. Shin, J.-W. Lim, Characteristics of enhanced-mode AlGa_N/Ga_N MIS HEMTs for millimeter wave applications, *J. Kor. Phys. Soc.* 71 (6) (2017) 365–369.
- [46] M.-H. Mi, X.-H. Ma, L. Yang, H. Bin, J.-J. Zhu, Y.-L. He, M. Zhang, S. Wu, Y. Hao, 90 nm gate length enhancement-mode AlGa_N/Ga_N HEMTs with plasma oxidation technology for high-frequency application, *Appl. Phys. Lett.* 111 (17) (2017).
- [47] H.-W. Jung, S.-J. Chang, J.-W. Do, H.-K. Ahn, K.-J. Cho, J.-J. Kim, S.-I. Kim, B.-G. Min, H. Kim, H.S. Yoon, J.-M. Yang, H.-S. Kwon, J.-W. Lim, DC and RF characteristics of enhancement-mode Al₂O₃/AlGa_N/Ga_N MIS-HEMTs fabricated by shallow recess combined with fluorine-treatment and deep recess, *ECS J. Solid State Sci. Technol.* 7 (4) (2018) P197–P200.
- [48] H.W. Then, M. Radosavljevic, P. Koirala, M. Beumer, S. Bader, A. Zubair, T. Hoff, R. Jordan, T. Michaelos, J. Peck, I. Ban, N. Nair, H. Vora, K. Joshi, I. Meric, A. Oni, N. Desai, H. Krishnamurthy, K. Ravichandran, J. Yu, S. Beach, D. Frolov, A. Hubert, A. Latorre-Rey, S. Rami, J. Rangaswamy, Q. Yu, P. Fischer, Scaled submicron field-plated enhancement mode High-K gallium nitride transistors on 300mm Si(111) wafer with power FoM ($R_{ON} \times Q_{GG}$) of 3.1 mohm-nC at 40V and f_T/f_{MAX} of 130/680GHz, in: *Proc. 2022 International Electron Devices Meeting (IEDM)*, 2022.
- [49] G. Gao, Z. Liu, L. Hao, F. Zhang, X. Chen, H. Du, W. Xing, H. Zhou, J. Zhang, Y. Hao, E-Mode AlN/Ga_N HEMTs on Si With 80.4% PAE at 3.6 GHz for Low-Supply-Voltage RF Power Applications, *IEEE Electron Device Lett.* 46 (1) (2025) 40–43.
- [50] M. Li, J. Zhu, L. Qin, Y. Zhou, B. Zhang, M. Zhang, Q. Su, Z. Zhao, Q. Zhu, H. Ma, H. Duan, X. Ma, Y. Hao, High RF Performance Enhancement-Mode Thin-Barrier AlGa_N/Ga_N HEMTs on Si Substrate for Low-Voltage Applications, *IEEE Trans. Electron. Dev.* 72 (7) (2025) 3469–3474.