暨南大学本科实验报告专用纸

课程名称	计算机	组成原理		_成绩评	定		
实验项目	名称	基于 RISC-V	指令集的	单周期(PU_指导:	教师_王	传胜
实验项目	编号 <u>080</u>	06006405	_实验项目	类型 <u>设</u>	<u>计</u> 实	脸地点_]	N126
学生姓名	甄洛生	学-	号 <u>20180</u>	54625			
学院	言息科学技	技术系_	计算机	科学 专	业计算机	科学与	技术
实验时间	2020 年	- 10月27日	下午~1	0月27日	1 午温	盆度 ℃	湿度

一、 实验目的

- 掌握指令执行过程的5个阶段
- 掌握每条指令的数据通路选择
- 掌握译码器和控制器的功能和实现
- 掌握数据输入输出处理的方法
- 实现 risc-v 中 RV32I 指令的单周期 CPU
- 利用实现的 risc-v CPU 实现斐波那契数

二、 实验内容

- 1. 实现 risc-v 中 37 条 RV32I 指令的单周期 cpu
- 2. 在该 cpu 上实现斐波那契数

三、 实验程序

TOP. v: 顶层模块

```
1. `timescale 1ns / 1ps
2.
3. module TOP(
       input clk,
        input rst,
        input [5:0] n,
7.
       output [6:0] a2g_1,
8.
       output [3:0] an_1,
9.
       output [6:0] a2g_r,
        output [3:0] an_r
10.
11.);
12.
       // PC 模块 in/out 寄存器/线网
13.
       reg [31:0] next_addr;
       wire [31:0] pc_addr;
14.
15.
        // ROM 模块 in/out 寄存器/线网
```

```
16.
       wire [31:0] ins;
17.
       wire [6:0] opcode;
18.
       wire [4:0] rs1, rs2, rd;
       wire [11:0] imm12;
19.
       wire [19:0] imm20;
20.
21.
       wire [2:0] funct3;
22.
       wire funct7;
23.
       // CU 模块 in/out 寄存器/线网
24.
       wire cond;
25.
       wire reg_we, mem_we, use_imm, use_imm20, from_pc,
26.
            from_mem, from_pc4;
27.
       wire [1:0] pc_next_select;
28.
       wire [2:0] mem_op;
29.
       wire [3:0] alu_op;
30.
       // RegStack 模块 in/out 寄存器/线网
31.
       reg [31:0] reg_wdata;
32.
       wire [31:0] reg_data1, reg_data2;
       // ALU 模块 in/out 寄存器/线网
33.
       wire [31:0] a_in, b_in;
34.
35.
       wire [31:0] alu_f;
       // RAM 模块 out 寄存器/线网
36.
37.
       wire [31:0] mem_data;
38.
       // Screen 模块 out 寄存器/线网
39.
       wire [31:0] screen_data;
40.
       // 下一次 PC 取值的四路选择器
41.
42.
       always @(*) begin
43.
           case(pc_next_select)
44.
               2'b00: next_addr = pc_addr + 32'h4;
45.
               2'b01: next_addr = pc_addr + ({{20{imm12[11]}}}, imm12[11:0]} <<
   1);
46.
               2'b10: next_addr = pc_addr + ({{12{imm20[19]}}}, imm20[19:0]} <<
   1);
47.
               2'b11: next_addr = alu_f & -32'd2;
               default: next_addr = pc_addr + 32'h4;
48.
49.
           endcase
50.
       end
51.
52.
       PC TOP_PC(
53.
           .clk(clk),
54.
            .rst(rst),
55.
            .next(next addr),
```

```
56.
            .addr(pc addr)
57.
        );
58.
59.
60.
        ROM TOP ROM(
61.
            .addr(pc_addr),
62.
            .ins(ins)
63.
        );
64.
65.
        ID TOP_ID(
            .ins(ins),
66.
67.
            .opcode(opcode),
68.
            .rs1(rs1),
69.
            .rs2(rs2),
70.
            .rd(rd),
            .imm12(imm12),
            .imm20(imm20),
72.
            .funct3(funct3),
73.
74.
            .funct7(funct7)
75.
        );
76.
77.
78.
        CU TOP_CU(
79.
            .opcode(opcode),
80.
            .funct3(funct3),
81.
            .funct7(funct7),
            .cond(cond),
82.
83.
            .reg_we(reg_we),
84.
            .mem_we(mem_we),
85.
            .mem_op(mem_op),
86.
            .alu_op(alu_op),
87.
            .use_imm(use_imm),
88.
            .use_imm20(use_imm20),
89.
            .from_pc(from_pc),
90.
            .from_mem(from_mem),
91.
            .from_pc4(from_pc4),
92.
            .pc_next_select(pc_next_select)
93.
        );
94.
        // wdata 来源: PC+4 mem alu
95.
96.
        always @(*) begin
```

```
97.
            if(from_pc4)
98.
                reg_wdata = pc_addr + 4;
            else if(from mem)
99.
                 reg_wdata = mem_data;
100.
             else
101.
102.
                 reg_wdata = alu_f;
         end
103.
104.
105.
         RegStack TOP_RegStack(
106.
             .clk(clk),
             .we(reg_we),
107.
             .raddr1(rs1),
108.
109.
             .rdata1(reg_data1),
110.
             .raddr2(rs2),
111.
             .rdata2(reg_data2),
112.
             .waddr(rd),
113.
             .wdata(reg_wdata)
114.
115.
116.
         // a 端口数据来源: PC rs1
117.
         // b 端口数据来源: rs2 imm12 imm20
118.
         assign a_in = from_pc ? pc_addr : reg_data1;
119.
         assign b_in = use_imm ? (use_imm20 ? \{\{12\{imm20[19]\}\}, imm20[19:0]\} : \{
   {20\{imm12[11]\}}, imm12[11:0]}) : reg_data2;
120.
         ALU TOP_ALU(
121.
             .a(a_in),
122.
             .b(b_in),
123.
             .op(alu_op),
124.
             .f(alu_f),
125.
             .ZR(cond)
126.
         );
127.
128.
         IOMapping TOP_IOMapping(
129.
130.
             .clk(clk),
131.
             .we(mem_we),
132.
             .mm(mem_op),
133.
             .addr(alu_f[7:0]),
134.
             .rdata(mem_data),
             .wdata(reg_data2),
135.
             .switch(n),
136.
137.
             .result(screen data)
```

```
138.
         );
139.
140.
         Screen TOP_Screen(
141.
             .clk(clk),
142.
             .data(screen data),
143.
             .a2g_1(a2g_1),
144.
             .an_l(an_l),
145.
             .a2g_r(a2g_r),
146.
             .an_r(an_r)
147.
         );
148.
        // 用来作分割线的
149.
150.
         always @(posedge clk)
             $display("
151.
                                       $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
   );
152. endmodule
```

ALU. v: 算数逻辑单元模块

```
1. `timescale 1ns / 1ps
2.
3. module ALU(
       input [31:0] a,
       input [31:0] b,
       input [3:0] op,
       output reg [31:0] f,
7.
       output ZR
                               // 零标识位
8.
9.);
       parameter ZERO = 4'h0, ADD = 4'h1, SUB = 4'h2,
10.
                 AND = 4'h3, OR = 4'h4, XOR = 4'h5,
11.
                 SLL = 4'h6, SRL = 4'h7, SRA = 4'h8,
12.
13.
                 NE = 4'h9, LT = 4'hA, LTU = 4'hB,
                 GE = 4'hC, GEU = 4'hD, SL12 = 4'hE,
14.
15.
                 SL12ADD = 4'hF;
16.
17.
       always @(*)
18.
       begin
19.
            case(op)
                        f = 32'b0;
20.
               ZERO:
21.
               ADD:
                       f = a + b;
22.
               SUB:
                       f = a - b;
23.
               AND:
                       f = a \& b;
```

```
24.
               OR:
                      f = a \mid b;
25.
               XOR:
                      f = a ^ b;
26.
               SLL:
                      f = a << b[4:0];
                      f = a >> b[4:0];
27.
               SRL:
28.
                      f = $signed(a) >>> b[4:0];
               SRA:
                      if(a != b) f = 32'h0; else f = 32'h1;
29.
               NE:
                      if(signed(a) < signed(b)) f = 32'h1; else f = 32
               LT:
30.
   h0;
                      if(a < b) f = 32'h1; else f = 32'h0;
31.
               LTU:
                      if(signed(a) >= signed(b)) f = 32'h1; else f = 32
32.
               GE:
   h0;
                      if(a >= b) f = 32'h1; else f = 32'h0;
33.
               GEU:
                      f = b << 12;
34.
               SL12:
35.
               SL12ADD: f = (b << 12) + a;
               default: f = 32'b0;
36.
37.
           endcase
38.
       end
39.
40.
       assign ZR = \sim(|f|);
41.
42.
       initial begin
           monitor(time, "ALU->a => 0x%8h\t->b => 0x%8h\t->op =
43.
   > %4b", a, b, op);
           monitor(time, "ALU->f => 0x%8h", f);
44.
45.
46. endmodule
```

ID. v: 译码模块

```
1. `timescale 1ns / 1ps
2. /*
    * 指令译码器 ID: 将 ins 根据 RISC-V 指令集规则
   * 分解成各个有用的字段,提供给 CU 模块。
5.
    */
6. module ID(
7.
       input [31:0] ins,
                            // 指令代码
       output [4:0] rs1,
                            // 原操作数寄存器 1
8.
9.
       output [4:0] rs2,
                            // 原操作数寄存器 2
10.
       output [4:0] rd,
                            // 目的操作数寄存器
       output [6:0] opcode,
                            // 操作代码
11.
12.
       output [11:0] imm12,
                           // 12 位立即数
13.
       output [19:0] imm20,
                          // 20 位立即数
```

```
// 3 位 opcode 附加码
14.
       output [2:0] funct3,
15.
       output funct7
                               // 7 位 opcode 附加码 (这里1位的原因稍后说明)
16.);
17.
       assign opcode = ins[6:0];
       assign rs1 = ins[19:15];
18.
19.
       assign rs2 = ins[24:20];
       assign rd = ins[11:7];
20.
21.
       assign funct3 = ins[14:12];
22.
        * 虽然 funct7 为 7 位,但实际上我们要实现的
23.
24.
        * 37 条指令里的 funct7 只有 funct7[6] 不同
        */
25.
       assign funct7 = ins[30];
26.
27.
28.
        * 立即数的译码稍微复杂些,因为他的位置在 ins 里变动
29.
30.
        * 归纳得出五种不同的 imm 分布格式
        */
31.
32.
       wire fm1, fm2, fm3, fm4, fm5;
33.
34.
       // 格式 1 所有 I 类指令和 jalr opcode: 00x0011 和 1100111
       assign fm1 = (\sim ins[6] \& \sim ins[5] \& \sim ins[3] \& \sim ins[2] \& ins[1] \& ins[0]) |
35.
36.
                      ((&ins[6:5]) & ~(|ins[4:3]) & (&ins[2:0]));
37.
       // 格式 2 所有 B 类指令 opcode: 1100011
       assign fm2 = (\&ins[6:5]) \& \sim ([ins[4:2]) \& (\&ins[1:0]);
38.
39.
       // 格式 3 所有 S 类指令 opcode:0100011
40.
       assign fm3 = \simins[6] & ins[5] & \sim(|ins[4:2]) & (&ins[1:0]);
       // 格式 4 jal opcode: 1101111
41.
42.
       assign fm4 = (\&ins[6:5]) \& ~ins[4] \& (\&ins[3:0]);
       // 格式 5 所有 U 类指令 opcode: 0x10111
43.
       assign fm5 = ~ins[6] & ins[4] & ~ins[3] & (&ins[2:0]);
44.
45.
       assign imm12 = ({12{fm1}}) & ins[31:20])
46.
47.
                      ({12{fm2}} & {ins[31], ins[7], ins[30:25], ins[11:8]}) |
48.
                      ({12{fm3}} & {ins[31:25], ins[11:7]});
49.
50.
       assign imm20 = ({20{fm5}}) & ins[31:12]) |
                      ({20{fm4}} & {ins[31], ins[19:12], ins[20], ins[30:21]});
51.
52. endmodule
```

PC. v: 程序计数器模块

```
1. `timescale 1ns / 1ps
2.
3. // 支持送数的程序计数器,上升沿触发,复位高电平有效
4. module PC(
5.
       input clk,
       input rst,
7.
       input [31:0] next,
       output reg [31:0] addr
8.
9.);
10.
        always @(posedge clk)
11.
        begin
           if(rst)
12.
               addr <= 32'b0;
13.
            else
14.
15.
               addr <= next;</pre>
16.
        end
17.
18.
        initial
19.
            $monitor($time, , "PC->next => 0x%8h", next);
20. endmodule
```

ROM. v: 只读存储器模块

```
1. `timescale 1ns / 1ps
2.
3. module ROM(
        input [31:0] addr,
5.
       output reg [31:0] ins
6.);
7.
       // 综合前请设置为斐波那契程序
       always @(*)
8.
        begin
10.
            case (addr[31:2])
11.
               // R-type 测试程序
12.
               30'h0: ins = 32'hffe00093; // addi x1, x0, -2
13.
               30'h1: ins = 32'h00600113; // addi x2, x0, 6
14.
               30'h2: ins = 32'h002081b3; // add x3, x1, x2
15.
               30'h3: ins = 32'h40208233; // sub x4, x1, x2
16.
               30'h4: ins = 32'h0020f2b3; // and x5, x1, x2
17.
```

```
18.
                30'h5: ins = 32'h0020e333; // or x6, x1, x2
19.
               30'h6: ins = 32'h0020c3b3; // xor x7, x1, x2
20.
               30'h7: ins = 32'h00209433; // sll x8, x1, x2
21.
               30'h8: ins = 32'h0020d4b3; // srl x9, x1, x2
               30'h9: ins = 32'h4020d533; // sra x10, x1, x2
22.
23.
               30'ha: ins = 32'h0020a5b3; // slt x11, x1, x2
               30'hb: ins = 32'h00112633; // slt x12, x2, x1
24.
25.
                30'hc: ins = 32'h001136b3; // sltu x13, x2, x1
26.
                30'hd: ins = 32'h0020b733; // sltu x14, x1, x2
27.
28.
29.
                // I-type 测试程序
30.
31.
               30'h0: ins = 32'h123450b7; // lui x1, 0x12345
                30'h1: ins = 32'h7890e093; // ori x1, x1, 0x789
32.
33.
                30'h2: ins = 32'hffb00113; // addi x2, x0, -5
                30'h3: ins = 32'h00104193; // xori x3, x0, 1
34.
35.
               30'h4: ins = 32'h0090f213; // andi x4, x1, 9
               30'h5: ins = 32'h00109293; // slli x5, x1, 1
36.
37.
                30'h6: ins = 32'h0010d313; // srli x6, x1, 1
38.
                30'h7: ins = 32'h40115393; // srai x7, x2, 1
                30'h8: ins = 32'h00312413; // slti x8, x2, 3
39.
40.
               30'h9: ins = 32'h0090a493; // slti x9, x1, 9
               30'ha: ins = 32'h00313b13; // sltiu x22, x2, 3
41.
42.
               30'hb: ins = 32'h0051b593; // sltiu x11, x3, 5
43.
                30'hc: ins = 32'h00100503; // lb
                                                   x10, 1(x0)
               30'hd: ins = 32'h00201583; // lh x11, 2(x0)
44.
45.
                30'he: ins = 32'h00402603; // lw
                                                   x12, 4(x0)
               30'hf: ins = 32'h00804683; // lbu x13, 8(x0)
46.
47.
                30'h10: ins = 32'h01005703; // lhu x14, 16(x0)
48.
49.
                // S-type 测试程序
50.
                /*
51.
52.
                30'h0: ins = 32'h124380b7; // lui x1, 0x12438
53.
                30'h1: ins = 32'h7ab0e093; // ori x1, x1, 0x7ab
54.
                30'h2: ins = 32'h00100023; // sb x1,0(x0)
55.
                30'h3: ins = 32'h001010a3; // sh x1,1(x0)
56.
                30'h4: ins = 32'h00102123; // sw x1,2(x0)
57.
58.
                 /* B-type 测试程序
59.
```

```
30'h0: ins = 32'h00100093; // addi x1, x0, 1
60.
61.
                30'h1: ins = 32'h7e100fe3; // beq x0, x1, 0xfff
62.
                30'h2: ins = 32'h00000463; // beg x0, x0, 8
63.
                30'h3: ins = 32'h00000033; // add x0, x0, x0
                30'h4: ins = 32'h7e001fe3; // bne x0, x0, 0xfff
64.
65.
                30'h5: ins = 32'h00101463; // bne x0, x1, 8
                30'h6: ins = 32'h00000033; // add x0, x0, x0
66.
67.
                30'h7: ins = 32'h7e00cfe3; // blt x1, x0, 0xfff
68.
                30'h8: ins = 32'h7e00efe3; // bltu x1, x0, 0xfff
69.
                30'h9: ins = 32'h7e105fe3; // bge x0, x1, 0xfff
                30'ha: ins = 32'h7e107fe3; // bgeu x0, x1, 0xfff
70.
71.
                 */
72.
73.
                // U-type 测试程序
                 /*
74.
75.
                30'h0: ins = 32'h123450b7; // lui x1, 0x12345
76.
                30'h1: ins = 32'h10000117; // auipc x2, 0x10000
77.
78.
79.
                // J-type 测试程序
80.
                30'h0: ins = 32'h0100006f; // jal x0, 0x10
81.
82.
                30'h1: ins = 32'h001000b3; // add x1, x0, x1
                30'h2: ins = 32'h001000b3; // add x1, x0, x1
83.
84.
                30'h3: ins = 32'h001000b3; // add x1, x0, x1
85.
                30'h4: ins = 32'h01000067; // jalr x0, x0, 0x10
                30'h5: ins = 32'h001000b3; // add x1, x0, x1
86.
87.
                30'h6: ins = 32'h001000b3; // add x1, x0, x1
88.
                30'h7: ins = 32'h001000b3; // add x1, x0, x1
                 */
89.
90.
91.
                // 计算斐波那契数程序: 由 Jupiter 汇编实验一得来
92.
                // /*
93.
                30'h0: ins = 32'h04002503; // lw a0, 0x40(x0) 外设 switch 读 n
94.
                30'h1: ins = 32'h00100493; // addi s1, zero, 1
95.
                30'h2: ins = 32'h00100913; // addi s2, zero, 1
96.
                30'h3: ins = 32'h00300993; // addi s3, zero, 3
97.
                30'h4: ins = 32'h00200a13; // addi s4, zero, 2
98.
                30'h5: ins = 32'h01355463; // bge a0, s3, fibo
99.
                30'h6: ins = 32'h0180006f; // jal zero, output
                 30'h7: ins = 32'h009002b3; // fibo: add t0, zero, s1
100.
                 30'h8: ins = 32'h012004b3; // add s1, zero, s2
101.
```

```
102.
                 30'h9: ins = 32'h01228933; // add s2, t0, s2
103.
                 30'ha: ins = 32'hfff50513; // addi a0, a0, -1
104.
                 30'hb: ins = 32'hff4518e3; // bne a0, s4, fibo
105.
                 30'hc: ins = 32'h09202023; // output: sw s2, 0x80(x0) 输出至
   Screen
                 // */
106.
                 default: ins = 32'h0;
107.
108.
            endcase
109.
110.
        initial begin
111.
             $monitor($time, , "ROM->addr => 0x%8h", addr);
112.
            $monitor($time, , "ROM->ins => 0x%8h", ins);
113.
114.
115. endmodule
```

Screen.v: 屏幕模块

```
    `timescale 1ns / 1ps

2.
3. // 基于七段数码管显示数字的屏幕模块
4. module Screen(
        input clk,
        input [31:0] data,
7.
        output [6:0] a2g_1,
8.
        output [3:0] an_1,
9.
        output [6:0] a2g_r,
10.
        output [3:0] an_r
11.
        );
        wire clk_3hz;
12.
        // 分频器 100MHz -> 3Hz
13.
        divclk Screen_divclk(
14.
15.
            .clk(clk),
16.
            .new_clk(clk_3hz)
17.
        );
18.
        // 左边四个数码管
19.
        digit Screen_left_digits(
20.
            .data(data[31:16]),
21.
            .clk(clk_3hz),
22.
            .a2g(a2g_1),
23.
            .an(an_1)
24.
        );
```

```
25.
       // 右边四个数码管
       digit Screen_right_digits(
26.
27.
           .data(data[15:0]),
28.
           .clk(clk_3hz),
29.
           .a2g(a2g r),
30.
           .an(an_r)
31.
       );
32.
33.
       initial
           $monitor($time,, "Screen->data => 0x%8h", data);
34.
35. endmodule
```

CU.v:控制单元模块

```
    `timescale 1ns / 1ps

2.
3. /*
4. * 根据译码结果生成各个部件的控制信号
5.
    */
6. module CU(
       input [6:0] opcode,
                                     // RISCV 指令的 opcode 字段
7.
                                     // RISCV 指令的 funct3 字段
       input [2:0] funct3,
       input funct7,
                                     // RISCV 指令的 funct7[6]比特
       input cond,
                                     // ALU 的零标志位 ZR
10.
                                     // 寄存器堆写使能
11.
       output reg_we,
12.
       output mem we,
                                     // IOMapping 写使能
                                     // RAM 操作码
13.
       output [2:0] mem_op,
       output [3:0] alu_op,
                                     // ALU 操作码
14.
15.
       output use imm,
                                     // ALU的 a 端口使用立即数
       output use_imm20,
                                     // ALU 的立即数使用 20 位
16.
17.
                                     // ALU 的 a 端口使用 PC 值
       output from_pc,
                                     // 寄存器写数据来自内存
18.
       output from_mem,
19.
       output from pc4,
                                     // 寄存器写数据来自 PC+4
                                     // 下一PC 值选择
20.
       output [1:0] pc_next_select
21.);
22.
       // 6种指令类型线网
23.
       wire R_type, I_type, U_type, B_type, S_type, J_type;
24.
       // funct3 信号线网
25.
       wire f3_0, f3_1, f3_2, f3_3, f3_4, f3_5, f3_6, f3_7;
       // 37条指令信号线网
26.
27.
       wire _add, _sub, _and, _or, _xor, _sll, _srl, _sra,
28.
           _slt, _sltu, _addi, _andi, _ori, _xori, _slti,
```

```
29.
            sltiu, slli, srli, srai, lw, lb, lbu,
            _lh, _lhu, _sw, _sb, _sh, _lui, _auipc, _jal,
30.
31.
            _jalr, _beq, _bne, _blt, _bltu, _bge, _bgeu;
32.
        assign R type = \simopcode[6] & (&opcode[5:4]) & \sim(|opcode[3:2]) & (&opcode
33.
   [1:0]);
       assign I type = \sim(|opcode[6:5]) & \sim(|opcode[3:2]) & (&opcode[1:0]);
34.
35.
        assign U_type = ~opcode[6] & opcode[4] & ~opcode[3] & (&opcode[2:0]);
36.
        assign B_type = (&opcode[6:5]) & ~(|opcode[4:2]) & (&opcode[1:0]);
        assign S_{type} = \text{-opcode}[6] \& \text{opcode}[5] \& \text{-(|opcode}[4:2]) \& (\&opcode[1:0])
37.
   );
38.
        assign J_type = (&opcode[6:5]) & ~opcode[4] & (&opcode[2:0]);
39.
40.
       assign f3_0 = {(|funct3[2:0])};
        assign f3_1 = \sim (|funct3[2:1]) \& funct3[0];
41.
       assign f3 2 = \simfunct3[2] & funct3[1] & \simfunct3[0];
42.
43.
        assign f3_3 = ~funct3[2] & (&funct3[1:0]);
       assign f3_4 = funct3[2] & \sim(|funct3[1:0]);
44.
        assign f3_5 = funct3[2] & ~funct3[1] & funct3[0];
45.
46.
        assign f3_6 = (&funct3[2:1]) & ~funct3[0];
47.
        assign f3_7 = (&funct3[2:0]);
48.
49.
        assign _add = R_type & f3_0 & ~funct7;
        assign _sub = R_type & f3_0 & funct7;
50.
51.
        assign _and = R_type & f3_7 & ~funct7;
        assign _or = R_type & f3_6 & ~funct7;
52.
53.
        assign _xor = R_type & f3_4 & ~funct7;
54.
        assign _sll = R_type & f3_1 & ~funct7;
55.
        assign _srl = R_type & f3_5 & ~funct7;
        assign _sra = R_type & f3_5 & funct7;
56.
        assign _slt = R_type & f3_2 & ~funct7;
57.
        assign _sltu = R_type & f3_3 & ~funct7;
58.
59.
        assign _addi = I_type & f3_0 & opcode[4];
60.
61.
       assign _andi = I_type & f3_7;
       assign _ori = I_type & f3_6;
62.
63.
        assign _xori = I_type & f3_4 & opcode[4];
        assign _slti = I_type & f3_2 & opcode[4];
64.
65.
        assign _sltiu = I_type & f3_3;
66.
       assign _slli = I_type & f3_1 & ~funct7 & opcode[4];
        assign _srli = I_type & f3_5 & ~funct7 & opcode[4];
67.
68.
        assign srai = I type & f3 5 & funct7 & opcode[4];
```

```
69.
70.
                    = I_type & f3_2 & ~opcode[4];
       assign _lw
71.
       assign _lb
                   = I_type & f3_0 & ~opcode[4];
72.
       assign _lbu = I_type & f3_4 & ~opcode[4];
       assign lh
                   = I type & f3 1 & ~opcode[4];
73.
74.
       assign _lhu = I_type & f3_5 & ~opcode[4];
75.
76.
       assign _sb = S_type & f3_0;
77.
       assign _sh = S_type & f3_1;
78.
       assign _sw = S_type & f3_2;
79.
80.
       assign _lui = U_type & opcode[5];
81.
       assign _auipc = U_type & ~opcode[5];
82.
       assign _jal = J_type & opcode[3];
83.
84.
       assign _jalr = J_type & ~opcode[3] & f3_0;
85.
86.
       assign _beq = B_type & f3_0;
       assign _bne = B_type & f3_1;
87.
88.
       assign _blt = B_type & f3_4;
89.
       assign _bge = B_type & f3_5;
90.
       assign _bltu = B_type & f3_6;
91.
       assign _bgeu = B_type & f3_7;
92.
93.
       // R/I/U/J 类指令需要写寄存器堆
       assign reg_we = R_type | I_type | U_type | J_type;
94.
95.
96.
       // S 类指令需要写(RAM+外设)
97.
       assign mem_we = S_type;
98.
       // 对应 mem_op 如下:
99.
100.
        // lb->0 lh->1 lw->2 lbu->3 lhu->4 sb->5 sh->6 sw->7
101.
        assign mem_op[2] = _1hu | _sb | _sh | _sw;
        assign mem_op[1] = _lw | _lbu | _sh | _sw;
102.
103.
        assign mem_op[0] = _lh | _lbu | _sb | _sw;
104.
105.
        // 根据 ALU 操作码的设计决定, 我的设计就是这样
        assign alu_op[3] = _sra | _srai | _bne | _slt | _slti |
106.
                            _bge | _sltu | _sltiu | _bgeu | _blt |
107.
108.
                            _bltu | _lui | _auipc;
109.
        assign alu_op[2] = _or | _ori | _xor | _xori | _beq | _sll |
                            slli | srl | srli | blt | bltu |
110.
```

```
111.
                            lui | auipc;
        assign alu_op[1] = _sub | _and | _andi | _sll | _slli |
112.
                            _srl | _srli | _slt | _slti | _bge |
113.
                            _sltu | _sltiu | _bgeu | _lui | _auipc;
114.
115.
        assign alu op[0] = add | addi | lb | lh | lw | lbu |
                            _lhu | _sb | _sh | _sw | _jalr | _and |
116.
                            _andi | _xor | _xori | _beq | _srl |
117.
118.
                            _srli | _bne | _sltu | _sltiu | _bgeu |
119.
                             _bltu | _auipc;
120.
        assign use_imm = I_type | S_type | U_type | _jalr;
121.
122.
        assign use_imm20 = U_type;
123.
124.
125.
        assign from_pc = _auipc;
126.
        assign from_mem = _lb | _lh | _lw | _lbu | _lhu;
127.
128.
129.
        assign from_pc4 = J_type;
130.
131.
        assign pc_next_select[1] = J_type;
        assign pc_next_select[0] = _jalr | (cond & B_type);
132.
133.
        initial begin
134.
            $monitor($time,, "CU->cond => %b", cond);
135.
            $monitor($time,, "CU->pc_next_select => %2b", pc_next_sele
136.
   ct);
137.
        end
138. endmodule
```

IOMapping. v : IO 管理模块

```
1. `timescale 1ns / 1ps
2. /*
3. * 外设与 RAM 使用内存映射风格访问
4. * addr=0x40 时从 switch 外设读数据
5. * addr=0x80 时写数据至外设 result
6. * 其余均为访问 RAM
7. */
8. module IOMapping(
9. // RAM
10. input clk,
```

```
11.
        input we,
12.
        input [7:0] addr,
13.
        input [31:0] wdata,
        input [2:0] mm,
14.
15.
        output [31:0] rdata,
        // IO
16.
        input [5:0] Switch,
17.
        output reg [31:0] result
18.
19.);
20.
        wire [31:0] RAM_rdata, RAM_wdata;
21.
        wire RAM_ce, RAM_we;
        assign RAM_ce = \sim(|addr[7:6]);
22.
23.
        assign RAM_we = RAM_ce & we;
24.
        RAM IOMapping_RAM(
25.
            .clk(clk),
26.
            .we(RAM_we),
27.
            .mm(mm),
            .addr(addr[5:0]),
28.
29.
            .rdata(RAM_rdata),
30.
            .raw_wdata(RAM_wdata)
31.
        );
32.
        assign rdata = addr[6] ? {26'h0, Switch} : RAM_rdata;
33.
34.
        assign RAM_wdata = wdata;
35.
36.
        always @(posedge clk)
        begin
37.
38.
            if(we & addr[7])
39.
                result <= wdata;
        end
41. endmodule
```

RAM. v : 随机存取存储器模块

```
    input clk,
    input we,
    input [2:0] mm,
    input reg [31:0] rdata,
```

```
9.
        input [31:0] raw wdata
10.);
11.
       parameter LB = 0, LH = 1, LW = 2, LBU = 3, LHU = 4;
        // 用寄存器堆模拟 RAM
12.
13.
       reg [31:0] data[0:63];
14.
       // 未处理读出的数据 / 实际写的数据
15.
16.
       wire [31:0] raw_data, wdata;
17.
18.
       assign raw_data = data[addr];
19.
20.
        always @(*) begin
21.
            case(mm)
22.
                LB: rdata = {{24{raw_data[7]}}}, raw_data[7:0]};
23.
                LH: rdata = {{16{raw_data[15]}}}, raw_data[15:0]};
24.
                LW: rdata = raw data;
25.
                LBU: rdata = {24'b0, raw_data[7:0]};
                LHU: rdata = {16'b0, raw_data[15:0]};
26.
                default: rdata = 32'h0;
27.
28.
            endcase
29.
        end
30.
        // mm = 5 => sb
31.
        // mm = 6 -> sh
        // mm = 7 => sw
32.
33.
       assign wdata = (
34.
            {24'b0, {8{mm[2] & ~mm[1] & mm[0]}}} |
            {16'b0, {16{(&mm[2:1]) & ~mm[0]}}} |
35.
36.
            {32{(&mm[2:0])}}
37.
        ) & raw_wdata;
38.
39.
        always @(posedge clk) begin
40.
            if(we) begin
41.
                data[addr] <= wdata;</pre>
42.
            end
43.
       end
44.
45.
        initial begin
46.
            $monitor($time, ,
47.
                "RAM->we => %b\t->mm => %b\t->addr => 0x%8h\t->raw\_wdata => 0x%8
   h".
48.
                we,
49.
                mm,
```

```
50. addr,
51. raw_wdata
52. );
53. end
54. endmodule
```

RegStack.v: 寄存器堆模块

```
    `timescale 1ns / 1ps

2.
3. /*
4. * RISC-V 寄存器堆 数目: 32 双端口读 上升沿写
module RegStack(
7.
       input clk,
       input we,
                               // 写使能 高电平有效
        input [4:0] raddr1,
9.
10.
       output [31:0] rdata1,
       input [4:0] raddr2,
11.
12.
       output [31:0] rdata2,
13.
       input [4:0] waddr,
14.
       input [31:0] wdata
15.);
16.
       reg[31:0] regs[1:31];
17.
        assign rdata1 = (raddr1 == 5'b00000) ? 32'b0 : regs[raddr1];
18.
       assign rdata2 = (raddr2 == 5'b00000) ? 32'b0 : regs[raddr2];
19.
20.
21.
        always @(posedge clk)
           if(we)
22.
               if(waddr != 5'b00000)
23.
                   regs[waddr] <= wdata;</pre>
24.
25.
        initial begin
26.
           $monitor($time, , "Reg->waddr => %d", waddr);
27.
           monitor(stime, , "Reg->wdata => 0x%8h", wdata);
28.
29.
       end
30. endmodule
```

digit.v: 数码管模块

1. `timescale 1ns / 1ps

```
2.
   module digit(
3.
       input [15:0] data,
5.
       input clk,
       output reg[6:0] a2g,
6.
       output reg[3:0] an
       );
9.
       reg[1:0] status = 2'b00;
10.
       reg[3:0] digit;
11.
12.
       // 调度数码管
13.
       always @(posedge clk)
           status<=status+1'b1;</pre>
14.
15.
       // 根据不同状态来确定显示高 4 位还是低 4 位
16.
17.
       always @(*)
        case(status)
18.
           2'b00:begin digit = data[15:12]; an=4'b1000;end
19.
20.
           2'b01:begin digit = data[11:8]; an=4'b0100;end
21.
           2'b10:begin digit = data[7:4];
                                             an=4'b0010;end
22.
           2'b11:begin digit = data[3:0]; an=4'b0001;end
23.
           default:begin digit=data[3:0]; an=4'b0001;end
24.
25.
       endcase
26.
       //根据数字 digit 来设置不同的 a~g 段
27.
       always @(*)
28.
29.
       case(digit)
30.
               4'h0:a2g=7'b1111110;
               4'h1:a2g=7'b0110000;
31.
32.
               4'h2:a2g=7'b1101101;
               4'h3:a2g=7'b1111001;
33.
34.
               4'h4:a2g=7'b0110011;
35.
               4'h5:a2g=7'b1011011;
               4'h6:a2g=7'b1011111;
36.
37.
               4'h7:a2g=7'b1110000;
               4'h8:a2g=7'b1111111;
38.
               4'h9:a2g=7'b1111011;
39.
               4'hA:a2g=7'b1110111;
40.
               4'hB:a2g=7'b0011111;
41.
42.
               4'hC:a2g=7'b1001110;
               4'hD:a2g=7'b0111101;
43.
```

```
44. 4'hE:a2g=7'b1001111;

45. 4'hF:a2g=7'b1000111;

46. default:a2g=7'b1111110;

47. endcase

48. endmodule
```

divclk.v: 分频器模块

```
    `timescale 1ns / 1ps

2.
3. module divclk(
4.
        input clk,
        output new_clk
        );
7.
        reg[18:0] data=19'b0;
8.
        always @(posedge clk)
            data<=data+1'b1;
10.
        // 100MHz 分频至 3Hz
11.
        assign new_clk = data[18];
12. endmodule
```

四、 仿真程序

```
    `timescale 1ns / 1ps

2.
3. module sim(
4.
5.);
       reg clk = 1'b0;
7.
       always #5
           clk = \sim clk;
9.
10.
       reg rst = 1'b1;
        initial #15
11.
12.
            rst = 1'b0;
13.
14.
       TOP sim_TOP(
15.
            .clk(clk),
16.
            .rst(rst),
            .n(6'hf)
                       // n别超过15 仿真时间不够运算 或者你可以调大仿真时间
17.
18.
```

19. endmodule

五、 测试程序

R-type 测试程序

```
1. 30'h0: ins = 32'hffe00093; // addi x1, x0, -2
2. 30'h1: ins = 32'h00600113; // addi x2, x0, 6
3. 30'h2: ins = 32'h002081b3; // add x3, x1, x2
4. 30'h3: ins = 32'h40208233; // sub x4, x1, x2
5. 30'h4: ins = 32'h0020f2b3; // and x5, x1, x2
6. 30'h5: ins = 32'h0020e333; // or x6, x1, x2
7. 30'h6: ins = 32'h0020e3b3; // xor x7, x1, x2
8. 30'h7: ins = 32'h00209433; // sll x8, x1, x2
9. 30'h8: ins = 32'h0020d4b3; // srl x9, x1, x2
10. 30'h9: ins = 32'h4020d533; // sra x10, x1, x2
11. 30'ha: ins = 32'h0020a5b3; // slt x11, x1, x2
12. 30'hb: ins = 32'h00112633; // slt x12, x2, x1
13. 30'hc: ins = 32'h001136b3; // sltu x13, x2, x1
14. 30'hd: ins = 32'h0020b733; // sltu x14, x1, x2
```

I-type 测试程序

```
1. 30'h0: ins = 32'h123450b7; // lui x1, 0x12345
2. 30'h1: ins = 32'h7890e093; // ori x1, x1, 0x789
3. 30'h2: ins = 32'hffb00113; // addi x2, x0, -5
4. 30'h3: ins = 32'h00104193; // xori x3, x0, 1
5. 30'h4: ins = 32'h0090f213; // andi x4, x1, 9
6. 30'h5: ins = 32'h00109293; // slli x5, x1, 1
7. 30'h6: ins = 32'h0010d313; // srli x6, x1, 1
8. 30'h7: ins = 32'h40115393; // srai x7, x2, 1
9. 30'h8: ins = 32'h00312413; // slti x8, x2, 3
10. 30'h9: ins = 32'h0090a493; // slti x9, x1, 9
11. 30'ha: ins = 32'h00313b13; // sltiu x22, x2, 3
12. 30'hb: ins = 32'h0051b593; // sltiu x11, x3, 5
13. 30'hc: ins = 32'h00100503; // lb \times 10, 1(\times 0)
14. 30'hd: ins = 32'h00201583; // lh \times 11, 2(x0)
15. 30'he: ins = 32'h00402603; // lw x12, 4(x0)
16. 30'hf: ins = 32'h00804683; // lbu x13, 8(x0)
17. 30'h10: ins = 32'h01005703; // lhu x14, 16(x0)
```

```
1. 30'h0: ins = 32'h124380b7; // lui x1, 0x12438

2. 30'h1: ins = 32'h7ab0e093; // ori x1, x1, 0x7ab

3. 30'h2: ins = 32'h00100023; // sb x1,0(x0)

4. 30'h3: ins = 32'h001010a3; // sh x1,1(x0)

5. 30'h4: ins = 32'h00102123; // sw x1,2(x0)
```

B-type 测试程序

```
1. 30'h0: ins = 32'h00100093; // addi x1, x0, 1
2. 30'h1: ins = 32'h7e100fe3; // beq x0, x1, 0xfff
3. 30'h2: ins = 32'h00000463; // beq x0, x0, 8
4. 30'h3: ins = 32'h00000033; // add x0, x0, x0
5. 30'h4: ins = 32'h7e001fe3; // bne x0, x0, 0xfff
6. 30'h5: ins = 32'h00101463; // bne x0, x1, 8
7. 30'h6: ins = 32'h00000033; // add x0, x0, x0
8. 30'h7: ins = 32'h7e00cfe3; // blt x1, x0, 0xfff
9. 30'h8: ins = 32'h7e00efe3; // bltu x1, x0, 0xfff
10. 30'h9: ins = 32'h7e105fe3; // bge x0, x1, 0xfff
11. 30'ha: ins = 32'h7e107fe3; // bgeu x0, x1, 0xfff
```

U-type 测试程序

```
1. 30'h0: ins = 32'h123450b7; // lui x1, 0x12345
2. 30'h1: ins = 32'h10000117; // auipc x2, 0x10000
```

J-type 测试程序

```
1. 30'h0: ins = 32'h0100006f; // jal x0, 0x10

2. 30'h1: ins = 32'h001000b3; // add x1, x0, x1

3. 30'h2: ins = 32'h001000b3; // add x1, x0, x1

4. 30'h3: ins = 32'h001000b3; // add x1, x0, x1

5. 30'h4: ins = 32'h01000067; // jalr x0, x0, 0x10

6. 30'h5: ins = 32'h001000b3; // add x1, x0, x1

7. 30'h6: ins = 32'h001000b3; // add x1, x0, x1

8. 30'h7: ins = 32'h001000b3; // add x1, x0, x1
```

六、 仿真结果

R 类指令测试结果 (按测试程序指令顺序)

```
5 \text{ ROM} \rightarrow \text{addr} => 0 \times 000000000
  5 PC->next => 0x00000004
 5 ROM->ins => 0xffe00093 addix1, x0, -2
 5 Reg->waddr => 1
  5 CU->pc_next_select => 00
  5 RAM->we => 0 ->mm => 000 ->addr => 0x0000003e ->raw_wdata => 0xxxxxxxxx
  5 ALU->a => 0x000000000 ->b => 0xfffffffe ->op => 0001
  5 ALU->f => 0xfffffffe
  5 CU->cond => 0
  5 Reg->wdata => 0xfffffffe X1=-2
15 ROM->addr => 0x00000004
 15 PC->next => 0x00000008
 15 ROM->ins => 0x00600113 addi x2, x0, 6
15 Reg=>waddr => 2
 15 ALU->a => 0x000000000 ->b => 0x00000006 ->op => 0001
 15 ALU->f => 0x00000006
 15 RAM->we => 0 ->mm => 000 ->addr => 0x00000006 ->raw_wdata => 0xxxxxxxxx
 15 Reg->wdata => 0x00000006 X2=6
25 \text{ ROM} \rightarrow \text{addr} => 0 \times 000000008
 25 PC->next => 0x0000000c
25 ROM->ins => 0x002081b3 add x3, x1, x2
25 Reg->waddr => 3
 25 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0001
 25 \ \text{RAM} - >_{\text{We}} => 0 \qquad ->_{\text{mm}} => 000 \ ->_{\text{addr}} => 0 \times 000000004 \qquad ->_{\text{raw\_w}} \text{data} => 0 \times 000000006
 25 \text{ ALU} \rightarrow f \Rightarrow 0x00000004
 25 Reg->wdata => 0x00000004 \ \chi3=-2+6=4
35 ROM->addr => 0x0000000c
     35 PC->next => 0x00000010
    35 ROM->ins => 0x40208233 SUb X4, X1, X2
     35 Reg->waddr => 4
     35 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0010
     35 ALU->f => 0xfffffff8
     35 Reg->wdata => 0xfffffff8 \chi 4 = -2-6 = -8
   45 ROM->addr => 0x00000010
     45 PC->next => 0x00000014
    45 ROM->ins => 0 \times 0020 \text{ f2b3} and \times 5, \times 1, \times 2
     45 Reg->waddr => 5
     45 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0011
     45 ALU->f => 0x00000006
     45 RAM->== > 0 ->mm => 000 ->addr => 0x00000006 ->raw_wdata => 0x00000006
    45 Reg->wdata => 0x00000006 \times 5 = 0 \times F. FE & 06 = 0x6
    55 ROM->addr => 0x00000014
     55 PC->next => 0x00000018
    55 ROM->ins => 0x0020e333 Or x6, x1, x2
     55 Reg=>waddr => 6
     55 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0100
     55 ALU->f => 0xfffffffe
     55 RAM->we => 0 ->mm => 000 ->addr => 0x0000003e ->raw_wdata => 0x00000006
    55 Reg->wdata => 0xfffffffe x6 = 0xF..FE | <math>0x6 = 0xF..FE
```

```
65 \text{ ROM} = \lambda_0 dd_r = \lambda_0 000000018
                                                       x1 = -2
 65 PC->next => 0x0000001c
65 ROM->ins => 0 \times 0020 \text{ c3b3} XOY X7, X1, X2
                                                       x^2 = 6
 65 Reg=>waddr =) 7
 65 ALU->a => 0xfffffffe ->b => 0x000000006 ->op => 0101
 65 ALU->f => 0xfffffff8
 65 RAM->we => 0 ->mm => 000 ->addr => 0x00000038 ->raw_wdata => 0x00000006
 65 Reg->wdata => 0xfffffff8
75 ROM->addr => 0x0000001c
 75 PC=>next => 0x00000020
75 ROM->ins => 0x00209433 Sll X8, X1, X2
 75 Reg->waddr => [8]
 75 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0110
 75 ALU->f => 0xffffff80
 75 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0x00000006
75 Reg->wdata => 0xffffff80
85 ROM->addr => 0x00000020
 85 PC->next => 0x00000024
 85 ROM->ins => 0x0020d4b3 Sr x9, x1, x2
 85 Reg->waddr => (9)
 85 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 0111
 85 ALU->f => 0x03fffffff
 85 RAM->we => 0 ->mm => 000 ->addr => 0x0000003f ->raw_wdata => 0x00000006
 85 Reg->wdata => 0x03fffffff
95 ROM->addr => 0x00000024
                                               x1 = -2
   95 PC->next => 0x00000028
                                              x2 = 6
  95 ROM->ins => 0x4020d533 | Sra X10, X1, X2
   95 Reg=>waddr => 10
   95 ALU->a => 0xfffffffe ->b => 0x00000006 ->op => 1000
   95 ALU->f => 0xffffffff
  95 Reg->wdata => 0xffffffff
  105 ROM->addr => 0x00000028
  105 PC->next => 0x0000002c
 105 ROM->ins => 0x0020a5b3 | S|t x11, x1, x2
  105 Reg->waddr => 11
  105 ALU->a => 0xffffffffe ->b => 0x000000006 ->op => 1010
  105 ALU->f => 0x00000001
  105 Reg->wdata => 0x00000001
  115 ROM->addr => 0x00000002c
   115 PC->next => 0x00000030
  115 ROM->ins => 0x00112633 | S|t X12, X2, X1
  115 Reg->waddr => 12
  115 ALU->a => 0x00000006 ->b => 0xfffffffe ->op => 1010
  115 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xfffffffe
  115 ALU->f => 0x00000000
  115 CU->cond => 1
  115 Reg->wdata => 0x00000000
```

```
x1 = -2
 125 ROM->addr => 0x00000030
                                                     x2 = 6
 125 PC->next => 0x00000034
125 ROM->ins => 0x001136b3 SItu x13, x2, x1
 125 Reg->waddr => 13
 125 ALU->f => 0x00000001
 125 CU->cond => 0
 125 \text{ RAM} \rightarrow \text{we} \implies 0 \qquad \rightarrow \text{mm} \implies 000 \rightarrow \text{addr} \implies 0\text{x}000000001 \qquad \rightarrow \text{raw\_wdata} \implies 0\text{x}fffffffe
 125 Reg->wdata => 0x00000001
135 ROM->addr => 0x00000034
 135 PC->next => 0x00000038
135 ROM->ins => 0x0020b733 Sltu x14, x1, x2
 135 Reg->waddr => 14
 135 ALU->a => 0xffffffffe ->b => 0x000000006 ->op => 1011
 135 ALU->f => 0x00000000
 135 CU->cond => 1
135 Reg->wdata => 0x00000000
```

I 类指令测试结果(按测试程序指令顺序)

```
5 ROM->addr => 0x00000000
    5 PC->next => 0x00000004
   5 ROM->ins => 0x123450b7 | UI x1, 0x12345
    5 Reg=>waddr => 1
   5 CU->pc_next_select => 00
   5 ALU->a => 0xxxxxxxxx ->b => 0x00012345 ->op => 1110
   5 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xxxxxxxxx
   5 ALU->f => 0x12345000
   5 \text{ CU} \rightarrow \text{cond} \Rightarrow 0
  5 Reg->wdata => 0x12345000 Correct
 15 ROM->addr => 0 \times 000000004
   15 PC->next => 0x00000008
  15 ROM->ins => 0x7890e093 Ori X1, X1, 0X789
   15 ALJI->a => 0x12345000 ->b => 0x00000789 ->op => 0100
  | 15 ALU->f => 0x12345789 | Reg->waddr不变,故不打印
   15 RAM->we => 0 ->mm => 000 ->addr => 0x00000009 ->raw_wdata => 0xxxxxxxxx
  15 Reg->wdata => 0x12345789 Correct
 25 ALU->a => 0x000000000 ->b => 0xfffffffb ->op => 0001
   25 \text{ ROM} \rightarrow \text{addr} => 0 \times 000000008
   25 PC->next => 0x0000000c
  25 ROM->ins => 0xffb00113 addi x2, x0, -5
  25 Reg=>waddr => 2
   25 ALU->f => 0xfffffffb
   25 RAM->we => 0 ->mm => 000 ->addr => 0x0000003b ->raw_wdata => 0xxxxxxxxxx
  25 Reg->wdata => 0xfffffffb Correct
 35 \text{ ROM} \rightarrow \text{addr} => 0 \times 00000000 c
 35 PC->next => 0x00000010
 35 ROM->ins => 0x00104193 | XOri X3, X0, 1
  35 Reg->waddr => 3
 35 ALU->a => 0x000000000 ->b => 0x000000001 ->op => 0101
 35 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x12345789
 35 ALU->f \Rightarrow 0x00000001
35 Reg->wdata => 0x00000001
45 \text{ ROM} - \rangle \text{addr} = \rangle 0 \times 000000010
 45 PC->next => 0x00000014
45 ROM->ins => 0x0090f213 andi x4, x1, 9
 45 Reg->waddr => 4
45 ALU->a => 0x12345789 ->b => 0x00000009 ->op => 0011
 45 RAM->we => 0 ->mm => 000 ->addr => 0x00000009 ->raw_wdata => 0xxxxxxxxx
 45 ALU->f => 0x00000009
45 Reg->wdata => 0x000000009
55 \text{ ROM} \rightarrow \text{addr} => 0 \times 000000014
 55 PC->next => 0x00000018
55 ROM->ins => 0x00109293 | S||| X5, X1, 1
 55 Reg=>waddr => 5
 55 ALU->a => 0x12345789 ->b => 0x000000001 ->op => 0110
 55 RAM->we => 0 ->mm => 000 ->addr => 0x00000012 ->raw_wdata => 0x12345789
 55 ALU->f => 0x2468af12
 55 Reg->wdata => 0x2468af12
********************************
```

```
65 ROM->addr => 0x00000018
 65 PC->next => 0x0000001c
 65 ROM->ins => 0x0010d313 Srli x6, x1, 1
 65 Reg=>waddr => 6
 65 ALU->a => 0x12345789 ->b => 0x000000001 ->op => 0111
 65 ALU->f \Rightarrow 0x091a2bc4
 65 Reg->wdata => 0x091a2bc4
75 ROM->addr => 0x0000001c
 75 PC->next => 0x00000020
75 ROM->ins => 0x40115393 srai x7, x2, 1
 75 Reg->waddr => 7
 75 ALU->a => 0xfffffffb ->b => 0x00000401 ->op => 1000
 75 ALU->f => 0xfffffffd
 75 RAM->we => 0 ->mm => 000 ->addr => 0x0000003d ->raw_wdata => 0x12345789
75 Reg->wdata => 0xfffffffd 0x111...1010 -> 0x111...1101 Correct
85 ROM->addr => 0x00000020
 85 PC->next => 0x00000024
85 ROM->ins => 0x00312413 | S|ti x8, x2, 3
 85 Reg->waddr => 8
 85 ALU->a => 0xfffffffb ->b => 0x00000003 ->op => 1010
 85 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x00000001
 85 ALU->f => 0x00000001
95 ROM->addr => 0x00000024
  95 PC->next => 0x00000028
 95 ROM->ins => 0x0090a493 S|t| x9, x1, 9
 95 ALU->a => 0x12345789 ->b => 0x00000009 ->op => 1010
  95 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xxxxxxxxxx
  95 ALU->f => 0x00000000
  95 CU->cond => 1
 105 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0x00000001
 105 ROM->addr => 0x00000028
 105 PC->next => 0x0000002c
105 ROM→ins ⇒ 0x00313b13 Sltiu x22, x2, 3

0xff..fb > 3 set 0
 105 Reg=>waddr => 22
105 ALU->a => 0xfffffffb ->b => 0x00000003 ->op => 1011
 115 ROM->addr => 0x00000002c
 115 PC->next => 0x00000030
 115 ROM->ins => 0x0051b593 | SItiu x11, x3, 5
 115 Reg->waddr => 11
 115 ALU->a => 0x00000001 ->b => 0x00000005 ->op => 1011
 115 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x2468af12
 115 ALU->f => 0x00000001
 115 CU->cond => 0
 115 Reg->wdata => 0x00000001 1<5 Set 1
```

```
125 ROM->addr => 0x00000030
125 PC->next => 0x00000034
125 ROM->ins => 0x00100503 | lb x10, 1(x0)
125 Reg->waddr => 10
125 ALU->a => 0x000000000 ->b => 0x000000001 ->op => 0001
125 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x12345789
125 Reg->wdata => 0xxxxxxxxx RAM(1)当前没写值,所以为x
************************************
135 ROM->addr => 0x00000034
135 PC->next => 0x00000038
135 ROM->ins => 0x00201583 | Ih x11, 2(x0)
135 Reg->waddr => 11
135 RAM->we => 0 ->mm => 001 ->addr => 0x00000002 ->raw_wdata => 0xfffffffb
135 ALU->f => 0x00000002 RAM (2) 没写值, 所以为x
145 ROM->addr => 0x00000038
145 PC->next => 0x0000003c
145 ROM->ins => 0x00402603 |W X12, 4(XO)
145 Reg->waddr => 12
145 RAM->we => 0 ->mm => 010 ->addr => 0x00000004 ->raw_wdata => 0x00000009
145 ALU->f => 0x00000004 RAM (4) 没写值,所以为X
155 ROM->addr => 0x0000003c
 155 PC->next => 0x00000040
155 ROM->ins => 0x00804683 | bu x13, 8(x0)
 155 Reg->waddr => 13
155 RAM->we => 0 ->mm => 011 ->addr => 0x00000008 ->raw_wdata => 0x00000001
155 ALU->f => 0x00000008
155 Reg->wdata => 0x000000xx
RAM均未写值, 所以为x
165 \text{ ROM} - \text{laddr} = \text{log} 0 \times 000000040
165 \text{ PC} \rightarrow \text{next} = 0 \times 000000044
165 ROM->ins => 0x01005703 | hu x14, 16(x0)
165 Reg->waddr => 14
165 ALU->a => 0x000000000 ->b => 0x000000010 ->op => 0001
165 RAM->we => 0 ->mm => 100 ->addr => 0x00000010 ->raw_wdata => 0xxxxxxxxx
165 ALU->f => 0x00000010
165 Reg->wdata => 0x0000xxxx
```

S 类指令测试结果 (按测试程序指令顺序)

```
5 ROM->addr => 0x000000000
   5 PC->next => 0x00000004
  5 Reg->waddr => 1
  5 CU->pc_next_select => 00
  5 ALU->a => 0xxxxxxxxx ->b => 0x00012438 ->op => 1110
  5 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xxxxxxxxxx
  5 ALU->f => 0x12438000
  5 CU->cond => 0
  5 Reg->wdata => 0x12438000
15 ROM->addr => 0x00000004
  15 PC->next => 0x00000008
15 ALU->a => 0x12438000 ->b => 0x000007ab ->op => 0100
  15 ALU->f => 0x124387ab
  15 RAM->we => 0 ->mm => 000 ->addr => 0x0000002b ->raw_wdata => 0xxxxxxxxxx
 15 Reg->wdata => 0x124387ab
 25 ALU->a => 0x000000000 ->b => 0x000000000 ->op => 0001
 25 ROM->addr => 0x000000008
  25 PC->next => 0x0000000c
 25 ROM->ins => 0x00100023 Sb x1,0(x0)
  25 Reg=>waddr => 0
 25 RAM->we => 1 ->mm => 101 ->addr => 0x00000000 ->raw_wdata => 0x124387ab
  25 ALU->f => 0x00000000
                          实际上写入0xab,但没有监视
 25 CU->cond => 1
 25 Reg->wdata => 0x00000000
 35 \text{ ROM} \rightarrow \text{addr} => 0 \times 00000000 \text{ c}
 35 PC->next => 0x00000010
35 ROM->ins => 0x001010a3 Sh x1,1(x0)
 35 Reg->waddr => 1
 35 ALU->a => 0x00000000 ->b => 0x00000001 ->op => 0001
 35 ALII->f => 0~00000001
35 RAM->we => 1 ->mm = 110->addr => 0x00000001 ->raw_wdata => 0x124387ab
 35 CU->cond => 0
                        实际上写入0x87ab
 35 Reg->wdata => 0x00000001
45 ROM->addr => 0 \times 000000010
 45 PC->next => 0x00000014
45 ROM->ins => 0x00102123 SW X1,2(X0)
 45 Reg=>waddr => 2
 45 ALU->a => 0x00000000 ->b => 0x00000002 ->op => 0001
 45 ALU->f => 0x00000002
45 RAM->we => 1 ->mm => 1111->addr => 0x000000002 ->raw_wdata => 0x124387ab
 45 Reg->wdata => 0x00000002
                                实际上写入0x123487ab
```


B 类指令测试结果 (按测试程序指令顺序)

```
5 ROM->addr => 0x00000000
   5 PC->next => 0x00000004
  5 ROM->ins => 0x00100093 addi x1, x0, 1
    5 Reg->waddr => 1
   5 CU->pc_next_select => 00
   5 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw wdata => 0xxxxxxxxx
   5 ALU->a => 0x00000000 ->b => 0x00000001 ->op => 0001
   5 ALU->f => 0x00000001
   5 CU->cond => 0
                             Initial x1 = 1
   5 Reg->wdata => 0x00000001
 15 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x00000001
   15 ROM->addr => 0x00000004
                            0≠1 PC+4
  15 PC->next => 0x00000008
  15 ROM->ins => 0x7e100fe3 beq x0, x1, 0xfff
   15 Reg=>waddr => 31
  15 ALU->a => 0x000000000 ->b => 0x000000001 ->op => 0101
 25 ROM->addr => 0x00000008
                         0=0 PC+8
  25 PC->next => 0x00000010
 25 ROM->ins => 0x00000463 beq x0, x0, 8
  25 Reg->waddr => 8
  25 ALU->a => 0x000000000 ->b => 0x000000000 ->op => 0101
   25 ALU->f => 0x00000000
  25 CU->cond => 1
  25 CU->pc_next_select => 01
  25 Reg->wdata => 0x00000000
 35 ROM->addr => 0x00000010 0=0 PC+4
 35 PC->next => 0x00000014
35 ROM->ins => 0x7e001fe3 bne x0, x0, 0xfff
 35 Reg->waddr => 31
 35 ALU->a => 0x000000000 ->b => 0x000000000 ->op => 1001
 35 ALU->f => 0x00000001
 35 CU->cond => 0
35 CU->pc_next_select => 00
 35 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x00000000
 35 Reg->wdata => 0x00000001
45 PC->next => 0x0000001c
45 ROM->ins => 0x00101463 bne x0, x1, 8
 45 Reg->waddr => 8
 45 ALU->a => 0x000000000 ->b => 0x000000001 ->op => 1001
 45 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw wdata => 0x00000001
 45 ALU->f => 0x00000000
45 CU->pc_next_select => 01
 45 Reg=)wdata => 0x000000000
55 ROM->addr => 0x0000001c
                         1>0 PC+4
55 PC->next => 0x00000020
55 ROM->ins => 0x7e00cfe3 blt x1, x0, 0xfff
 55 Reg->waddr => 31
 55 ALU->a => 0x00000001   ->b => 0x00000000   ->op => 1100
 55 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw_wdata => 0x00000000
 55 ALU->f => 0x00000001
55 CU->cond => 0
55 CU->pc_next_select => 00
 55 Reg->wdata => 0x00000001
```

```
65 ROM->addr => 0 \times 000000020 1>0 PC+4
                65 PC->next => 0x00000024
                65 ROM->ins => 0x7e00efe3 bltu x1, x0, 0xfff
                 65 ALU->a => 0x00000001  ->b => 0x00000000  ->op => 1101
               75 PC->next => 0x00000028
               75 ROM->ins => 0x7e105fe3 bge x0, x1, 0xfff
                 75 ALU->a => 0x000000000 ->b => 0x000000001 ->op => 1010
                75 RAM->we => 0 ->mm => 000 ->addr => 0x00000001 ->raw wdata => 0x00000001
               85 ROM->addr => 0x00000028
                                     0<1 PC+4
                85 PC->next => 0x0000002c
               85 ROM->ins => 0x7e107fe3 bgeu x0, x1, 0xfff
                85 ALU->a => 0x00000000 ->b => 0x00000001 ->op => 1011
               U 类指令测试结果 (按测试程序指令顺序)
               5 ROM->addr => 0x00000000
                  5 PC->next => 0x00000004
                5 Reg->waddr => 1
                 5 CU->pc_next_select => 00
                 5 ALU->a => 0xxxxxxxxx ->b => 0x00012345 ->op => 1110
                 5 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xxxxxxxxxx
                 5 ALU->f => 0x12345000
                 5 \text{ CU}\rightarrow \text{cond} \Rightarrow 0
                15 \text{ ROM} \rightarrow \text{addr} \implies 0 \times 000000004 PC value = 0 \times 4
                 15 PC->next => 0x00000008
                 15 ROM->ins => 0x10000117 auipc x2, 0x10000
                15 Reg=>waddr => 2
                 15 ALU->a => 0x00000004 ->b => 0x00010000 ->op => 1111
                 15 RAM->we => 0 ->mm => 000 ->addr => 0x00000004 ->raw_wdata => 0x00000000
                 15 ALU->f => 0x10000004
                 15 Reg->wdata => 0x10000004
                                        0x10000<<12 + 0x4 Correct
               J 类指令测试结果 (按测试程序指令顺序)
                 5 \text{ ROM} \rightarrow \text{addr} \implies 0 \times 000000000  PC + 0 \times 10 = 0 \times 10
                  5 PC->next => 0x00000010
                5 ROM->ins => 0x0100006f
```


```
jal x0, 0x10
 5 Reg->waddr => 0
5 CU->pc_next_select => 10
  5 ALU->a => 0x00000000 ->b => 0xxxxxxxxx ->op => 0000
 5 RAM->we => 0 ->mm => 000 ->addr => 0x00000000 ->raw_wdata => 0xxxxxxxxx
 5 Reg->wdata => 0x00000004
 5 \text{ ALII->} f => 0 \times 0000000000
 5 CU->cond => 1
15 ROM->addr => 0x00000010
15 ROM->ins => 0x01000067 jalr x0, x0, 0x10
 15 Reg->wdata => 0x00000014
 15 ALU->a => 0x000000000 ->b => 0x000000010 ->op => 0001
15 CU->pc_next_select => 11
                     PC = 0x10 Dead Loop
 15 ALU->f => 0x00000010
 15 CU->cond => 0
```

斐波那契程序仿真结果




七、实验结果

N = 0x1F = 31 时,数码管显示 0x148ADD。结果正确。



N = 0x2D = 45 时,数码管显示 0x43A53F82。结果正确。



八、 实验体会

通过本次实验,清晰的理解一条指令从 ROM 取出后进行执行的整个过程。总体来说, 比前面几个实验增加了工作量,要去费心思看指令的功能。。

本次实验要注意的地方就在于要分析每条指令的功能,从而分析出每条指令在整个执行过程需要用到哪些部件,才能设计好控制器产生控制信号这层逻辑。

还有一个注意点就是分析每条指令的功能,从而设计出合适的 ALU 功能,为每一条指令设计特定的功能会造成功能冗余,比如 add 和 addi 指令都是只用到了 ALU 的 ADD 操作。因此对整个 RVI32 指令集分析后刚好得到 15 种不同的操作,刚好可以用 4 位比特表示。

其次呢,要理解好老师为什么要设计 I0 内存映射。由于我们之前的斐波那契程序是使用 ecall 指令来获取用户输入和数据输出的,本实验我们没有对 ecall 指令进行模拟。因此,为了实现用户输入,自然就是想通过开发版的 6 个开关进行模拟。那么我们如何将 6 个开关所产生的 6 位二进制数送到寄存器呢?注意到我们实现了 lw 指令,这指令的功能就是将某内存的字复制到某寄存器中,这是通过内存寻址实现的。我们将外设抽象成内存,也对他进行寻址,那么我们可以分配一个内存地址范围之外的地址给他。本实验采用 0x40 代表访问此外设,因此我们需要设计一个 RAM 的包装器,当地址大于内存寻址时就应该寻找外设的数据而不是内存。

最后就是注意左右四个数码管是分开显示的,这是由于开发版的原因。测试也没什么心得哈哈,我就调了一次(控制器的指令信号错误使能)就成功了。