## Project 4

Jacob Abel

December 11, 2017

## Contents

Source Code	 	•	 •	 •	•	 •		 •	•	 	•	•	•	•	2
Appendix A: Simulation Waveforms	 					 				 					1(

## Source Code

```
1 //
     Name: Jacob Abel
2 //
     ID: 6453
3 //
     Date: Monday, 2017-12-11
4 //
5 //
      Starter source code program for ECE 2504
6 //
     Project 4
7 //
8 //
      The on-line assembler is experimental and minimal.
9 //
      No guarantees are made about its correctness.
10 //
11 //
12 // Do not change the following segment of code from here
13 // to the comment "CHANGE HERE" below.
14 ldi r0, 3
15 shl r0, r0
16 shl r0, r0
17 inc r0, r0
18 shl r0, r0
19 jmp r0
20 // The following set of load instructions read the final values
    of the variables in
21 // memory locations into r1-r7 so that we can see them on the
    LEDs.
22 // Your code must jump to this point after it has stored the
    results in data memory.
23 // You should jump to location 6.
24 // address 0x06
25 xor r0, r0, r0
26 ld r1
```

r0 rOv

```
40 ld r6, r0 //r6 < -M[0x21]
41 inc r0, r0
42 ld r7, r0 //r7 < -M[0x22]
43 // Now loop forever
44 ldi r0, 0
45 // The address of this brz is the one used in validation: Address
      0 \times 19.
46 brz r0, 0
47 // You are permitted to add code after this point
48 // CHANGE HERE and beyond
49 // Your last instruction should be a jump to location 6
50 // in order to read the variables into registers r1-r7.
51 // address 0x1A
52
53 // Register Uses
54 // r0: General Purpose
55 // r1: Data A (Input)
56 // r2: Data B (Input)
57 // r3: Data C (Output)
58 // r4: General Purpose
59 // r5: General Purpose
60 // r6: General Purpose
61 // r7: Output Address
62
63 // Memory Uses
64 // 0x00: Initial Address A
65 // 0x01: BCD Pair Count
66 // 0x02: Address A
67 // 0x03: Address B
68 // 0x04: Address C
69 // 0x05: BCD Pair Count Current
70
71 //INITIALISATION
                     26
72 ldi r0, 5
                      //
73 shl r0, r0
                       //
74 shl r0, r0
                       // 0x14
75 ldi r1, 6
                       //
76 shl r1, r1
                       //
77 shl r1, r1
                       //
78 inc r1, r1
                       //
79 shl r1, r1
                       //
80 shl r1, r1
                       //
81 shl r1, r1
                       //
82 shl r1, r1
                       //
                        //
83 inc r1, r1
```

```
84 shl r1, r1
                       //
85 shl r1, r1
                       //
86 inc r1, r1
                       //
87 shl r1, r1
                       //
88 shl r1, r1
                       //
89 shl r1, r1
                       //
90 inc r1, r1
                       //
91 shl r1, r1
                       //
92 inc r1, r1
                       // 0x6453
93 st r0, r1
                       // ID saved to Memory Address 0x14
94 ldi r4, 1
                       //
95 ld r4, r4
                       // Initialise BCD Pair Counter
96 ldi r5, 0
                       //
97 ld r5, r5
                       // Initialise Address A
98 ldi r7, 4
                       // 04 | Prime Offset
99 shl r7, r7
                       // 08 |
100 shl r7, r7
                       // 10 |
101 add r6, r7, r5
                       // Initialise Address B
102 add r7, r7, r6
                       // Initialise Address C
103
104 ldi r1, 5
                       // Prime Jump Value: LOAD
105 shl r1, r1
106 shl r1, r1
107 shl r1, r1
108 shl r1, r1
109
110
111 //STOREADDR 62
112 ldi r0, 2
                       //
113 st r0, r5
                      // Address A
114 ldi r0, 3
                       //
115 st r0, r6
                       // Address B
116 ldi r0, 4
                       //
117 st r0, r7
                       // Address C
118 ldi r0, 5
                       //
119 st r0, r4
                       // BCD Count
120 jmp r1
                       // Return
121
122 //LOADADDR 71
123 ldi r0, 2
                       //
124 ld r5, r0
                       // Address A
125 ldi r0, 3
                       //
                       // Address B
126 ld r6, r0
127 ldi r0, 4
                       //
128 ld r7, r0
                       // Address C
```

```
129 ldi r0, 5
130 ld r4, r0
                      // BCD Count
131 jmp r1
                      // Return
132
133 //LOAD 80
                      // Load Data A
134 ld r1, r5
135 ld r2, r6
                      // Load Data B
136
137 //VALIDATION 82
138 mova r3, r1
                      // Evaluate A
139 ldi r0, 0
                      // Skip B Evaluation: VALO
140 brz r0, 2
                      //
141 // VALB 85
142 mova r3, r2
                      //
143 //VALO 86
144 ldi r5, 4
                      // 4 |
145 shl r5, r5
                      // 8 |
146 inc r5, r5
                      // 9 |
147 ldi r6, 0
                      //
148 not r6, r6
                      // Mask Established
149
150 ldi r0, 3
                      // Start Counter
151 not r0, r0
                      //
152
153 //VAL1 93
154 shl r6, r6
                      // Shifts Mask 1 Character
155 shl r6, r6
                      //
156 shl r6, r6
                      //
157 shl r6, r6
                      //
158 not r6, r6
                      //
159 and r4, r6, r3
                      // Masks BCD
160 sub r4, r5, r4
                      // Negative if illegal characters are present
161 not r6, r6
                      //
162 shl r5, r5
                      // Shift 1 BCD Character
163 shl r5, r5
                      //
                      //
164 shl r5, r5
165 shl r5, r5
                      //
166 brn r4, 13
                      // WRITEERROR
167
168 inc r0, r0
169 brn r0, -14
                      // VAL1
170
171 xor r3, r3, r2
                      // Branch to addition: ADDITION
172 brz r3 21
173 ldi r5 5
                      // Evaluate B: VALB
```

```
174 shl r5, r5
                       //
175 shl r5, r5
                       //
176 inc r5, r5
                       //
177 shl r5, r5
                       //
178 shl r5, r5
                       //
179 inc r5, r5
                       //
180 jmp r5
                       //
181
182 //WRITEERROR 118
183 ldi r1, 0
                       // Prime OxFFFF
184 not r1, r1
                      //
185 st r1, r5
                       // Write OxFFFF to Memory
186
187 ldi r2, 3
                       //
188 shl r2, r2
                       //
189 shl r2, r2
                       //
190 shl r2, r2
                       //
191 inc r2, r2
                       //
192 shl r2, r2
                       //
193 shl r2, r2
                       //
194 shl r2, r2
                       //
195 jmp r2
                       // Prime Jump: INCINDEX
196
197 //ADDITION 130
198 ldi r6, 0
                       //
199 not r6, r6
                      // Mask Established
                       // Shifts Mask 1 Character
200 shl r6, r6
201 shl r6, r6
                       //
202 shl r6, r6
                       //
203 shl r6, r6
                       //
204
205 ldi r0, 4
                       // Character Counter
206 not r0, r0
                       //
207 //ADDO 138
208 ldi r7, 4
                       // Character Counter
209 not r7, r7
                       //
210 sub r7, r7, r0
                       // Set count to current position
211 not r6, r6
                       //
212 and r4, r6, r1
                       // Masks BCD A
213 and r5, r6, r2
                       // Masks BCD B
214
215 add r3, r4, r5
                      // Adds the masks
216 and r4, r3, r6
                      // Masks the Output
217
218 ldi r5, 4
                      // 4 |
```

```
219 shl r5, r5
                        // 8 |
220 inc r5, r5
                        // 9 |
221 //ADDS 149
222 shl r5, r5
                        //
223 shl r5, r5
                        //
224 shl r5, r5
                        //
225 shl r5, r5
                        //
226 inc r7, r7
                        //
227 brn r7, -5
                        // Loops to ADDS
228
229 sub r5, r4, r5
                       // Negative in presence of invalid Values
230 brn r5, 16
                       // if negative goto CARRYFIX
231
232 //ADDMASK 157
233 not r6, r6
                        //
234 shl r6, r6
                        // Shifts Mask 1 Character
235 inc r6, r6
                        11
236 shl r6, r6
                        //
237 inc r6, r6
                        //
238 shl r6, r6
                        //
239 inc r6, r6
                        //
240 shl r6, r6
                        //
241 inc r6, r6
                        //
242 not r6, r6
                       //
243 and r5, r4, r6
                       // Masks around carry bit
244 add r2, r2, r5
                       // Merge carry bit into addition
245 not r6, r6
                        //
246
247 ldi r5, 0
                        // goto ADD1
248 brz r5, 14
                        //
249 //CARRYFIX 172
250 ldi r7, 4
                        //
251 not r7, r7
                        //
252 sub r7, r7, r0
                        // Reset counter
253 ldi r5, 6
                        //
254 //CARRYLOOP 176
255 shl r5, r5
                        //
256 shl r5, r5
                        //
257 shl r5, r5
                        //
258 shl r5, r5
                        //
259 inc r7, r7
                        //
260 brn r7, -5
                       // Loops to CARRYLOOP
261 add r4, r4, r5
                       // Add 6 to character
262 ldi r7, 0
                        //
263 brz r7, -27
                       // goto ADDMASK
```

```
264
265 //ADD1 185
266 inc r0, r0
                        //
267 brn r0, 3
                        //
268 ldi r4, 0
                        //
269 brz r4, 9
                        //
270 ldi r4, 7
                        //
271 shl r4, r4
                        //
272 inc r4, r4
                        //
273 shl r4, r4
                        //
274 shl r4, r4
                        //
275 shl r4, r4
                        //
276 shl r4, r4
                        //
277 jmp r4
                        // goto THE_LINKAGE
278
279 ldi r7, 4
                        //
280 ld
      r7, r7
                        //
281 st r7, r3
                        // Store Output Values
282
283 //INCINDEX 200
284 ldi r2 4
                        // Prime Jump LOADADDR
285 shl r2, r2
                        //
286 shl r2, r2
                        //
287 inc r2, r2
                        //
288 shl r2, r2
                        //
289 inc r2, r2
                        //
290 shl r2, r2
                        //
291 inc r2, r2
                        //
292
293 ldi r1 6
                        // Prime Return INC1
294 shl r1, r1
                        //
295 inc r1, r1
                        //
296 shl r1, r1
                        //
297 shl r1, r1
                        //
298 inc r1, r1
                        //
299 shl r1, r1
                        //
300 inc r1, r1
                        //
301 shl r1, r1
                        //
302 jmp r2
                        //
303
304 //INC1 218
                       // Address A
305 inc r5, r5
                        // Address B
306 inc r6, r6
307 inc r7, r7
                        // Address C
308 dec r4, r4
                        // BCD Pair Count
```

```
309 brz r4 13
                        // TERMINATION
310
311 ldi r2, 7
                        // Prime Jump: STOREADDR
312 shl r2, r2
                        //
                        //
313 inc r2, r2
314 shl r2, r2
                        //
315 inc r2, r2
                        //
316 shl r2, r2
                        //
317
318 ldi r1, 5
                        // Prime Loop: LOAD
319 shl r1, r1
                       //
320 shl r1, r1
                       //
321 shl r1, r1
                        //
322 shl r1, r1
                        //
                        //
323 jmp r2
324
325
326 //TERMINATION 235
                        //
327 ldi r0, 6
328 jmp r0
                        //
329
330 //THE_BUFFER 237
331 mova r0, r0
                        // Killing space
332 mova r0, r0
                       // to fix a type earlier in the design.
333 mova r0, r0
                        //
334
335 //THE LINKAGE 240
336 ldi r4, 4
                        //
337 shl r4, r4
                        //
338 shl r4, r4
                        //
339 inc r4, r4
                        //
340 shl r4, r4
                        //
341 shl r4, r4
                        //
342 inc r4, r4
                       //
343 shl r4, r4
                       //
344 jmp r4
                        // goto ADDO
```

## **Appendix A: Simulation Waveforms**

