

# Homework 2

ECE3544 CRN:82989

Jacob Abel

September 12, 2018

**Problem 1:** Use a Karnaugh map to find a minimal SOP expression for the function  $F(t, u, v, w) = \Sigma(0, 2, 4, 5, 7, 8, 10, 12, 13)$ .

		$vw$			
		00	01	11	10
$tu$	00	1	0	0	1
	01	1	1	1	0
	11	1	1	0	0
	10	1	0	0	1

$$F(t, u, v, w) = \bar{t}uw + u\bar{v} + \bar{u}\bar{w}$$

**Problem 2:** Use a Karnaugh map to find a minimal SOP expression for the function  $F(t, u, v, w) = \Sigma(0, 5, 7, 8, 9, 11, 15)$  with don't cares  $d(w, x, y, z) = \Sigma(1, 2, 4, 6, 14)$ .

		$vw$			
		00	01	11	10
$tu$	00	1	-	0	-
	01	-	1	1	-
	11	0	0	1	-
	10	1	1	1	0

$$F(t, u, v, w) = tuw + \bar{t}u + \bar{u}\bar{v}$$

**Problem 3:** Using the function  $F$  and don't cares  $d$  from problem 2, use a Karnaugh map to find a minimal POS function for  $F$ .

		$vw$			
		00	01	11	10
$tu$	00	1	-	0	-
	01	-	1	1	-
	11	0	0	1	-
	10	1	1	1	0

$$F(t, u, v, w) = (t + u + \bar{w})(\bar{t} + \bar{u} + v)(\bar{v} + w)$$

**Problem 4:** Implement a hazard free circuit for  $F(a, b, c) = \Sigma(0, 1, 3, 4)$ . In your circuit, show which term(s) are required for the minimal implementation and which term(s) are required to remove the hazard.

		$bc$			
		00	01	11	10
$a$	0	1	1	1	0
	1	1	0	0	0

$$F_{hazard}(a, b, c) = a + c$$

$$F_{safe}(a, b, c) = a + \bar{a}b + c$$

The term  $\bar{a}b$  removes the hazard.

**Problem 5:** Consider the following two functions:

$$F(a, b, c, d) = (a + \bar{b})(c + (bd)) \quad (1)$$

$$G(a, b, c, d) = (a(c + \bar{d})) + (c + (bd)) \quad (2)$$

For your circuits, you can assume the true and complement forms of the inputs ( $a, b, c, d$ ) are available, so that you do not need to show inverters on the inputs or include them in the gate count.

- i. Show how to implement the functions using only two input NAND gates and inverters in a multilevel circuit. Share any sub-expressions that you can when implementing the circuit.

$$\begin{aligned} F(a, b, c, d) &= (a + b')(c + (bd)) \\ &= (a'b)'(c'(bd)''')' \\ &= ((a'b)'(c'(bd)'))'' \end{aligned}$$

$$\begin{aligned} G(a, b, c, d) &= (a(c + d')) + (c + (bd)'') \\ &= (a(c'd)')'' + (c'(bd)''')' \\ &= ((a(c'd)')''(c'(bd)'''))' \\ &= ((a(c'd)')'(c'(bd)'))'' \end{aligned}$$

ii. Find the minimized two-level SOP expressions for  $F$  and  $G$ .

$$F(a, b, c, d) = (a + \bar{b})(c + b)(c + d)$$

$$G(a, b, c, d) = ac + a\bar{d} + c + bd$$

		$cd$			
		00	01	11	10
$ab$	00	0	0	1	0
	01	0	0	1	1
	11	0	0	1	1
	10	1	1	1	1

		$cd$			
		00	01	11	10
$ab$	00	0	0	1	0
	01	0	0	1	1
	11	0	0	1	1
	10	1	1	1	1

$$F(a, b, c, d) = a'b'd' + a'c' + bc'$$

- iii. Implement the minimized SOP expressions using only two input NAND gates and inverters. Share any sub-expressions that you can when implementing the circuit.
- iv. Compare your circuits i and iii in terms of gate counts for NANDs and inverters. Briefly explain which circuit you would rather build.