Design & Simulate 18 ECE2204 CRN:82929

Jacob Abel


October 23, 2018

Problem 19.16-11.a.1:

Design

Design the all MOS inverter to bias the output at $\frac{V_{SS}}{2}$ when the input is at $\frac{V_{SS}}{2}$. Assume $V_{SS} = 5V$, $V_{TP} = -1V, V_{TN} = 1V,$ $k_p = k_n = 50 \mu A/V^2, i_D = 50 \mu A,$ $I_{ref} = 100 \mu A,$ and $V_g = 0.75 V.$

At the bias, All transistors are in saturation.



$$i_{D} = \frac{k_{n}}{2} \frac{W}{L_{1}} (\frac{V_{SS}}{2} - V_{TN})^{2}$$

$$\frac{W}{L_{1}} = \frac{i_{D}}{\frac{k_{n}}{2} (\frac{V_{SS}}{2} - V_{TN})^{2}} = \frac{50\mu A}{\frac{50\mu A/V^{2}}{2} (\frac{5V}{2} - 1V)^{2}} = 0.8889$$

$$i_{D} = \frac{k_{p}}{2} \frac{W}{L_{2}} (V_{SS} - V_{g} + V_{TP})^{2}$$

$$\frac{W}{L_{2}} = \frac{i_{D}}{\frac{k_{p}}{2} (V_{SS} - V_{g} + V_{TP})^{2}} = \frac{50\mu A}{\frac{50\mu A/V^{2}}{2} (5V - 0.75V - 1V)^{2}} = 0.189$$

$$I_{ref} = \frac{k_{p}}{2} \frac{W}{L_{3}} (V_{SS} - V_{G} + V_{TP})^{2}$$

$$\frac{W}{L_{3}} = \frac{I_{ref}}{\frac{k_{p}}{2} (V_{SS} - V_{G} + V_{TP})^{2}} = \frac{100\mu A}{\frac{50\mu A/V^{2}}{2} (5V - 0.75V - 1V)^{2}} = 0.379$$

$$I_{ref} = \frac{k_{n}}{2} \frac{W}{L_{4}} (V_{G} - V_{TN})^{2}$$

$$\frac{W}{L_{4}} = \frac{I_{ref}}{\frac{k_{n}}{2} (V_{G} - V_{TN})^{2}} = \frac{100\mu A}{\frac{50\mu A/V^{2}}{2} (0.75V - 1V)^{2}} = 64$$

The circuit was designed with the following width ratios: $\frac{W}{L_1}=0.8889, \frac{W}{L_2}=0.189, \frac{W}{L_3}=0.379, \frac{W}{L_4}=64.$

$$\frac{W}{L_1} = 0.8889, \frac{W}{L_2} = 0.189, \frac{W}{L_3} = 0.379, \frac{W}{L_4} = 64.$$

This problem should demonstrate a basic ability to manipulate, design, and analyse MOSFET based logic gates.

I have neither given nor received unauthorized assistance on this assignment.