## Homework 9 ECE2504 CRN:82729

Jacob Abel

October 24, 2017

Question 1: (4 pts) Recall the structural Verilog description of a ripple carry adder you wrote in class. Compile and simulate your description in Quartus. Apply combinations that check out the rightmost full adder for all eight input combinations; this also serves as a check for the other full adders. Submit the output waveform. Note that you will also need to assign inputs for the other three full adders – all 9 inputs and 5 outputs should be shown in your simulation. Choose your input values to include all eight possible combinations for the least significant full adder.




Figure 1: Ripple Carry Adder Simulation Waveform

```
1
  module half_adder(a,b,s,cout);
2
      input a, b;
3
      output s, cout;
4
5
      xor g0(s, a, b);
6
      and g1(cout, a, b);
7
  endmodule
8
9
  module full_adder(a,b,cin,s,cout);
10
      input a, b, cin;
11
      output s, cout;
12
      wire has1, hac1, has2, hac2;
13
      half adder g0(a,b,has1,hac1);
14
      half adder g1(has1,cin,has2,hac2);
15
      or g2(cout, hac1, hac2);
16
      assign s=has2;
  endmodule
17
18
19
  module ripple carry adder(a,b,cin,s,cout);
20
      input [3:0]a;
21
      input [3:0]b;
22
      input cin;
23
      output [3:0]s;
      output cout;
24
25
      wire [2:0]c;
26
      full adder fa0(a[0],b[0],cin,s[0],c[0]);
27
      full adder fa1(a[1],b[1],c[0],s[1],c[1]);
28
      full_adder fa2(a[2],b[2],c[1],s[2],c[2]);
29
      full adder fa3(a[3],b[3],c[2],s[3],cout);
30 endmodule
```

Listing 1: 4-bit Ripple Carry Adder

# **Question 2:** (4 pts) Draw the logic diagram that corresponds to the following structural Verilog description.

```
1 // Combinational Circuit 1: Structural Verilog Description
  module comb ckt 1(f, x1, x2, x3, x4, x5);
2
3
      input x1, x2, x3, x4, x5;
4
      output f;
5
6
      wire n1, n2, n3, n4, n5;
7
      not
8
           g0(n4, n1),
9
           g1(n5, x4);
10
      and
11
           g2(n1, x1, x2),
12
           g3(n2, n4, x3),
13
           g4(n3, n4, n5);
14
      or
15
           g6(f, n1, n2, n3, x5);
16 endmodule
```

Listing 2: Combinational Circuit 1




Figure 2: Combinational Circuit 1 Logic Diagram

### **Question 3:** (8 pts)

- a) Using the Verilog description in the previous problem as a framework, write a structural Verilog description of the circuit shown below.
- b) Compile and simulate the circuit in Quartus. Submit the waveform showing all inputs and outputs.




Figure 3: Problem 3 Logic Diagram

```
1 module p3_comb_ckt (x2, x1, x0, a, b, c, d);
2
       input x2, x1, x0;
3
       output a, b, c, d;
4
       wire [2:0] nx;
5
       wire [5:0] lvl1o;
6
7
       not
8
           n0(nx[0], x0),
9
           n1(nx[1], x1),
           n2(nx[2], x2);
10
11
       and
12
           a0(lvl1o[0], x1, nx[0]),
13
           a1(lvl1o[1], x1, nx[2]),
14
           a2(lvl1o[2], x2, nx[1]),
15
           a3(lvl1o[3], x2, nx[0]),
16
           a4(lvl1o[4], x0, nx[1]),
17
           a5(lvl1o[5], x0, nx[2]),
           a6(c, lvl1o[3], x1);
18
19
       or
           o0(a, lvl1o[0], lvl1o[1], lvl1o[2]),
20
           o1(b, lvl1o[2], lvl1o[3]),
21
22
           o2(d, lvl1o[4], lvl1o[5]);
  endmodule
```

Listing 3: Problem 3 Structural Verilog Description





Figure 4: Problem 3 Simulation Waveform


#### **Question 4:**

- a) (6 pts) Draw the logic diagram that represents minimum two-level logic needed to implement the following Verilog dataflow description.
- b) (1 pt) what type of circuit is this? (i.e. what does it do?)

```
1 // Combinational Circuit 2: Dataflow Verilog Description
  module comb_ckt_2(y, a, b, c, d, e, f);
3
       input a, b, c, d, e, f;
4
       output y;
5
       wire n1, n2, n3, n4, n5;
6
7
       assign n1 = (~e & ~f) & a;
8
       assign n2 = e
9
       assign n3 = e & ~f & c;
10
       assign n4 = -d + -e + -f;
11
       assign n5 = \sim n2 \& b;
12
       assign y = n1 \mid n3 \mid \sim n4 \mid n5;
13 endmodule
```

Listing 4: Combinational Circuit 2





**Question 5:** (3 pt) Determine the (2-input) gate count and propagation delay for circuit diagram you found for the previous problem. Use a form similar to HW8, Problem 1 (where  $t_{pdNOT}$  = propagation delay of an inverter,  $t_{pdAND}$  = propagation delay of a 2-input AND gate, and  $t_{pdOR}$  = propagation delay of a 2-input OR gate).

**Question 6:** (3 pt) Determine the (2-input) gate count and propagation delay for circuit diagram described in Figure 3-33 (below). Use a form similar to HW8, Problem 1 (where  $t_{pdNOT}$  = propagation delay of an inverter,  $t_{pdAND}$  = propagation delay of a 2-input AND gate, and  $t_{pdOR}$  = propagation delay of a 2-input OR gate).

```
1 // 4-to-1-Line Multiplexer: Dataflow Verilog Description
  module multiplexer_4_to_1_cf_v(S, I, Y);
3
      input [1:0] S;
      input [3:0] I;
4
5
      output Y;
6
7
     assign Y = (S ==2'b00) ? I[0] :
8
                  (S == 2'b01) ? I[1] :
9
                  (S ==2'b10) ? I[2] :
10
                  (S ==2'b11) ? I[3] : 1'bx;
11
  endmodule
```

Listing 5: 4-to-1-Line Multiplexer

**Question 7:** (8 pts) Using the conditional dataflow concept from Figure 3-33 (above), complete the following Verilog dataflow description for an 3x8 decoder using the conditional operator. Compile and simulate your description with a set of inputs that are a good test for the selection function it performs. Submit the waveform.

```
module decoder_3_to_8 (D, A);
      input[2:0] A;
2
3
      output [7:0] D;
4
5
      assign D[7:0] = (A == 3'b000) ? 8'b00000001 :
6
                       (A == 3'b001) ? 8'b00000010 :
7
                       (A == 3'b010) ? 8'b00000100 :
8
                        (A == 3'b011) ? 8'b00001000 :
9
                        (A == 3'b100) ? 8'b00010000 :
10
                        (A == 3'b101) ? 8'b00100000 :
11
                        (A == 3'b110) ? 8'b01000000 :
                                                        8'b10000000;
12
  endmodule
```

Listing 6: 3x8 Decoder




Figure 6: 3x8 Decoder Simulation Waveform

**Question 8:** (8 pts) Using the module definitions from Problem 1 (4-bit ripple carry adder) and Problem 6 (Figure 3-33), implement the arithmetic circuit shown in the Case Study 2 Sample Solution. You will need to instantiate the ripple carry adder module and as many muxes as you need into your Verilog model. Compile and simulate the circuit in Quartus. Submit the waveform showing all inputs and outputs. Use the following inputs.

$R_1R_0$	$c_0$	X	Y
00	0		
00	1		
01	0		
01	1	0100	1101
10	0		
10	1		
11	0		




Figure 7: Case Study 2 Logic Diagram

```
1 module case_study_2 (R, x, y, cin, S);
2
      input cin;
3
      input [2:0] R;
4
      input [3:0]x, y;
5
      output [3:0]S;
6
      wire [3:0] muxo;
7
8
      multiplexer_4_to_1_cf_v
9
          mO(R, {y[0], ~y[0],1'b0,1'b1}, muxo[0]),
          m1(R, {y[1], ~y[1],1'b0,1'b1}, muxo[1]),
10
          m2(R, {y[2], ~y[2],1'b0,1'b1}, muxo[2]),
11
          m3(R, {y[3], ~y[3],1'b0,1'b1}, muxo[3]);
12
13
      ripple carry adder
14
          rca(x, muxo, cin, S,);
15 endmodule
```

Listing 7: Case Study 2




Figure 8: Case Study 2 Simulation Waveform

#### Question 9: (8 pts) Determine the (2-input) gate count and propagation delay for

- a) the circuit you designed in the previous problem.
- b) the circuit shown below.

Use a form similar to HW8, Problem 1 (where  $t_{pdNOT}$  = propagation delay of an inverter,  $t_{pdAND}$  = propagation delay of a 2-input AND gate, and  $t_{pdOR}$  = propagation delay of a 2-input OR gate).

```
1 // Combinational Circuit 3
2
  module comb ckt 3(S,X,Y,R);
3
       input [3:0] X, Y;
4
       input [2:0] R;
5
       output [3:0]S;
6
       wire [3:0] n1, n2, n3, n4, n5;
7
8
       assign n1 = X + Y;
9
       assign n2 = X + Y + 1;
10
       assign n3 = X + \sim Y;
11
       assign n4 = X + \sim Y + 1;
12
       assign n5 = X;
13
       assign n6 = X + 1;
14
       assign n7 = X - 1;
       assign S = (R == 3'b000) ? n1 :
15
16
                   (R == 3'b001) ? n2 :
17
                   (R == 3'b010) ? n3 :
18
                   (R == 3'b011) ? n4 :
19
                   (R == 3'b100) ? n5 :
20
                   (R == 3'b101) ? n6 :
21
                   (R == 3'b110) ? n7 : 4'bx;
  endmodule
```

Listing 8: Combinational Circuit 3

#### **GRADING SCALE**

Total: 53 pts

Pts	0	6	13	19	26	32	39	46
Letter Grade	D-	D	C-	С	B-	В	A-	A