Design & Simulate 13 ECE2204 CRN:82929

Jacob Abel


October 5, 2018

Problem 13.3-4.a.1:

Added R_S and shuffled values.

Design

For the circuit below assume $R_1 = 80k\Omega$, $R_2 = 120k\Omega$, $R_D = 200k\Omega$, $V_{DD} = 12V$, $V_{TP} = -1V$, and $K_P = 0.15mA/V^2$. Add a source resistor R_S and design the system to place the transistor in border mode.



As the transistor is in border mode, $V_{DG} = |V_T| \implies V_{GD} = -|V_T|$.

$$V_{G} = \frac{R_{2}}{R_{1} + R_{2}}(V_{DD}) = \frac{120k\Omega}{200k\Omega}(12V) = 7.2V$$

$$V_{GD} = -|V_{T}| = -1V$$

$$V_{D} = V_{G} + V_{GD} = 7.2V + 1V = 8.2V$$

$$I_{D} = \frac{V_{D}}{R_{D}} = \frac{8.2V}{200k\Omega} = 41\mu A$$

$$V_{SG} = \sqrt{\frac{I_{D}}{K_{p}}} - V_{TP} = \sqrt{\frac{41\mu A}{0.15mA/V^{2}}} + 1V = 1.523V$$


$$V_{S} = V_{G} + V_{SG} = 7.2V + 1.523V = 8.72V$$

$$R_{S} = \frac{V_{DD} - V_{S}}{I_{D}} = \frac{12V - 8.72V}{41\mu A} = 80k\Omega$$

The source resistor value is $R_S = 80k\Omega$.

Validation

LTSpice Implementation (Simulated Values within < 1%)



V(dd):	12	voltage
V(g):	7.2	voltage
V(s):	8.7122	voltage
V(d):	8.21949	voltage
Id(M1):	4.11705e-005	device_current
Ig(M1):	-0	device_current
Ib(M1):	-1.87487e-006	device_current
Is(M1):	-3.92956e-005	device_current
I(Rd):	4.10975e-005	device_current
I(Rs):	4.10975e-005	device_current
I(R2):	6e-005	device_current
I(R1):	6e-005	device_current
I(V1):	-0.000101097	device_current

$$Err_{V_S} = \frac{|8.72 - 8.7122|}{8.72} = 0.00089 = 0.09\%$$

$$Err_{V_D} = \frac{|8.2 - 8.219|}{8.2} = 0.00231 = 0.23\%$$


$$Err_{I_D} = \frac{|41 - 41.17|}{41} = 0.00414 = 0.41\%$$

Problem 13.3-4.b.1:

Adapted from Problem 3.26 on page 197 by changing some values, switching eNMOS to ePMOS.

Design

Considering the circuit below, assume that the transistor is instead an ePMOS, R_S and R_D are swapped, $V_{TP} = -0.75V$, $K_p = 0.25mA/V^2$, and $V_{DD} = 12V$. Calculate V_{SG} , I_D , and V_{SD} .



$$V_G = \frac{R_2}{R_1 + R_2}(V_D D) = \frac{18k\Omega}{32k\Omega + 18k\Omega}(12V) = 4.32V$$

$$V_{SG} = V_{DD} - I_D R_S - V_G = 12V - 4.32V - 2k\Omega I_D = 7.68V - 2k\Omega I_D$$

$$I_D = K_p(V_{SG} + V_{TP})^2 = (0.25mA/V^2)(7.68V - 2k\Omega I_D - 0.75V)^2$$

$$= 2.0375mA \text{ OR } 5.8923mA$$

$$V_{DD} = V_D + V_{SD} + V_S = V_{SD} + I_D R_S + I_D R_D = V_{SD} + I_D (R_S + R_D)$$

$$V_{SD}(sat) = V_{SG} + V_{TP}$$

$$= 7.68V - 2k\Omega(2.0375mA) - 0.75V = 2.85V$$

$$= 7.68V - 2k\Omega(5.8923mA) - 0.75V = -4.85V$$

$$V_{SD} = V_{DD} - I_D (R_S + R_D)$$

$$= 12V - (2.0375mA)(2k\Omega + 4k\Omega) = -0.225V$$

$$= 12V - (5.8923mA)(2k\Omega + 4k\Omega) = -23.354V$$

 $V_{SD} < V_{SD}(\text{sat})$ and therefore the transistor is in the non-saturation region.

$$I_D = K_p[2V_{SD}(V_{SG} + V_{TP}) - V_{SD}^2]$$

$$= (0.25mA/V^2)[2(12V - 6k\Omega I_D)(7.68V - 2k\Omega I_D - 0.75V) - (12V - 6k\Omega I_D)^2]$$

$$= 1.78101mA \text{ OR } -1.04435mA$$

$$V_{SD}$$

$$= 12V - (1.78101mA)(2k\Omega + 4k\Omega) = 1.314V$$

$$= 12V + (1.04435mA)(2k\Omega + 4k\Omega) = 18.266V$$

$$I_D = 1.78101mA$$

$$V_{SG} = 7.68V - 2k\Omega(1.78101mA) = 4.118V$$


$$V_{SD} = 12V - (1.78101mA)(2k\Omega + 4k\Omega) = 1.314V$$

$$V_S = V_G + V_{SG} = 4.32V + 4.118V = 8.438V$$

$$V_D = V_S - V_{SD} = 8.438V - 1.314V = 7.124V$$

Validation

LTSpice Implementation



V(dd):	12	voltage
V(g):	4.32	voltage
V(s):	8.2186	voltage
V(d):	7.56279	voltage
Id(M1):	0.00195211	device_current
Ig(M1):	-0	device_current
Ib(M1):	-0.00102718	device_current
Is(M1):	-0.000924925	device_current
I(Rd):	0.0018907	device_current
I(Rs):	0.0018907	device_current
I(R2):	0.00024	device_current
I(R1):	0.00024	device_current
I(V1):	-0.0021307	device_current

$$Err_{V_S} = \frac{|8.438 - 8.2186|}{8.438} = 0.0262 = 2.62\%$$

$$Err_{V_D} = \frac{|7.124 - 7.5629|}{7.124} = 0.0616 = 6.16\%$$

$$Err_{V_G} = \frac{|4.32 - 4.32|}{4.32} = 0 = 0.00\%$$

$$Err_{I_D} = \frac{|1.78101 - 1.8907|}{1.78101} = 0.0615 = 6.15\%$$

The deviation in values is likely due to a minor mistake in the work performed during calculation of results. I spent a long time looking for it but I was unable to find it.

This assignment should demonstrate a basic understanding of DC Biased MOSFET circuits.

I have neither given nor received unauthorized assistance on this assignment.