
a_r_reg[31:0]
clk
a[31:0]
C
D
Q
RTL_REG
prod_i
I0[31:0]
I1[31:0]
*
O[63:0]
RTL_MULT
p_r_reg[1][63:0]
C
D
Q
RTL_REG
p[63:0]
b_r_reg[31:0]
b[31:0]
C
D
Q
RTL_REG
v_r_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
v_r_reg[1:0]
RST
C
D
Q
RTL_REG_SYNC
valid_out
rst_n
valid_in