# Introduction to Chisel/FIRRTL Hardware Compiler Framework


Boyang Han yqszxx@gmail.com

#### What is Chisel/FIRRTL HCF?

- Chisel: Constructing Hardware In a Scala Embedded Language
- https://github.com/freechipsproject/chisel3
- FIRRTL: Flexible Internal Representation for RTL
- https://github.com/freechipsproject/firrtl



## Example of the Day



#### What does Chisel code look like?

```
import chisel3._
   class DecCounter extends Module {
     val io = IO(new Bundle{
      val value = Output(UInt(4.W))
     })
     val counter = RegInit(0.U(4.W))
     io.value := counter
     when (counter === 9.U) {
       counter := 0.U
    } otherwise {
       counter := counter + 1.U
17 }
```

#### Get me the hardware!

```
object main extends App {
  import stage._

(new ChiselStage).execute(
  Array(
  "-X", "verilog",
  ),
  Seq(ChiselGeneratorAnnotation(())
  => new DecCounter))
  )
}
```

```
1 module DecCounter(
2 input
            clock,
3 input reset,
4 output [3:0] io value
5);
6 reg [3:0] counter; // @[main.scala 8:24]
7 wire T = counter == 4'h9; // @[main.scala 12:17]
8 wire [3:0] T 2 = counter + 4'h1; // @[main.scala 15:24]
    assign io_value = counter; // @[main.scala 10:12]
    always @(posedge clock) begin
      if (reset) begin
        counter <= 4'h0;</pre>
      end else if ( T) begin
        counter <= 4'h0;</pre>
      end else begin
        counter <= T 2;</pre>
      end
     end
19 endmodule
```

#### Under the Hood

- Annotation: a piece of information about your design.
- AnnotationSeq: a sequence of annotations.
- Phase: a transform defined on AnnotationSeq and may have side effects.

```
e.g. a function looked like this: f:AnnotationSeq \rightarrow AnnotationSeq
```

Stage: a group of phases.

### ChiselStage

### chisel3.stage.phases.Checks

```
14 class Checks extends Phase with PreservesAll[Phase] {
15
16    override val dependents = Seq(Dependency[Elaborate])
.....
111 }
```

### chisel3.stage.phases.Elaborate

```
class Elaborate extends Phase with PreservesAll[Phase] {

def transform(annotations: AnnotationSeq): AnnotationSeq = annotations.flatMap {
    case a: ChiselGeneratorAnnotation => a.elaborate
    case a => Some(a)
}
```

### chisel3.stage.ChiselGeneratorAnnotation

```
45 case class ChiselGeneratorAnnotation(gen: () => RawModule) extends NoTargetAnnotation
    with Unserializable {
.......
49    def elaborate: AnnotationSeq = try {
        val (circuit, dut) = Builder.build(Module(gen()))
        Seq(ChiselCircuitAnnotation(circuit), DesignAnnotation(dut))
52    } catch {
......
56    }
57
58 }
```

### Let's walk through

```
object main extends App {
     import stage._
     (new ChiselStage).execute(
       Array(
                                         CompilerAnnotation(compiler: Compiler =
         "-X", "verilog",
                                         new VerilogCompiler())
       Seq(ChiselGeneratorAnnotation(() => new DecCounter))
10 }
          ChiselGeneratorAnnotation(gen: () => RawModule =
             => new DecCounter))
```

### Let's walk through

```
ChiselGeneratorAnnotation(gen: () => RawModule = () => new DecCounter))
CompilerAnnotation(compiler: Compiler = new VerilogCompiler())
                                 Elaborate
ChiselGeneratorAnnotation(gen: () => RawModule = () => new DecCounter))
ChiselCircuitAnnotation(circuit: Circuit = myCircuitDesign)
DesignAnnotation[DUT <: RawModule](design: DUT = myCircuitModule)</pre>
CompilerAnnotation(compiler: Compiler = new VerilogCompiler())
```

### Entering FIRRTL domain

```
17 class ChiselStage extends Stage with PreservesAll[Phase] {
     val targets: Seq[Dependency[Phase]] =
       Seg( Dependency[chisel3.stage.phases.Checks],
            Dependency[chisel3.stage.phases.AddImplicitOutputFile],
            Dependency[chisel3.stage.phases.AddImplicitOutputAnnotationFile],
            Dependency[chisel3.stage.phases.MaybeAspectPhase],
            Dependency[chisel3.stage.phases.Emitter],
            Dependency[chisel3.stage.phases.Convert],
            Dependency[chisel3.stage.phases.MaybeFirrtlStage] )
111 }
   a: ChiselCircuitAnnotation =>
   Some(FirrtlCircuitAnnotation(Converter.convert(a.circuit))) ++ ···
```

### Entering FIRRTL domain

```
ChiselCircuitAnnotation(circuit: Circuit = myCircuitDesign)
CompilerAnnotation(compiler: Compiler = new VerilogCompiler())
                                 Convert
ChiselCircuitAnnotation(circuit: Circuit = myCircuitDesign)
FirrtlCircuitAnnotation(circuit: Circuit = myCircuitDesignInFIRRTL)
CompilerAnnotation(compiler: Compiler = new VerilogCompiler())
```

### Entering FIRRTL domain

```
class MaybeFirrtlStage extends Phase with PreservesAll[Phase] {
    override val prerequisites = Seq(Dependency[Convert])

def transform(annotations: AnnotationSeq): AnnotationSeq = annotations
    .collectFirst { case NoRunFirrtlCompilerAnnotation => annotations }
    .getOrElse { (new FirrtlStage).transform(annotations) }
}
```

#### FIR

- Serialized form: .fir file, <u>https://github.com/freechipsproject/firrtl/tree/master/spec</u>

   Or formal lexical & syntax definition @src/main/antlr4/FIRRTL.g4
- Internal representation: firrtl.ir.Circuit

```
923 case class Circuit(info: Info, modules: Seq[DefModule], main: String) extends FirrtlNode with HasInfo {
....
933 }
```

• CircuitState: a wrapper of firrtl.ir.Circuit and its annotations.

### FIRRTL Compiler Internals

Pass / Transform: a transform defined on CircuitState.
 e.g. a function looked like this:
 f: CircuitState → CircuitState

#### Circuit after chisel3.stage.phases.Convert

```
circuit DecCounter :
 module DecCounter :
    input clock : Clock
   input reset : UInt<1>
    output io : { value : UInt<4>}
    reg counter : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
    io.value <= counter @[main.scala 10:12]</pre>
    node T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
    when T: @[main.scala 12:26]
      counter <= UInt<1>("h0") @[main.scala 13:13]
    else:
      node _T_1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
      node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
      counter <= T 2 @[main.scala 15:13]</pre>
```

#### Circuit after firrtl.passes.ExpandWhensAndCheck

```
circuit DecCounter :
 module DecCounter :
   input clock : Clock
   input reset : UInt<1>
   output io : { value : UInt<4>}
    reg counter : UInt<4>, clock with :
     reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
    node _T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
    node T 1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
    node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
    node GEN_0 = mux(_T, UInt<1>("h0"), _T_2) @[main.scala 12:26]
    io.value <= counter @[main.scala 10:12]
    counter <= GEN 0 @[main.scala 13:13 main.scala 15:13]</pre>
```


#### Circuit after firrtl.passes.LowerTypes

```
circuit DecCounter :
 module DecCounter :
   input clock : Clock
   input reset : UInt<1>
   output io value : UInt<4>
    reg counter : UInt<4>, clock with :
     reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
    node _T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
    node T 1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
    node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), _T_2) @[main.scala 12:26]
    io value <= counter @[main.scala 10:12]
    counter <= GEN 0 @[main.scala 13:13 main.scala 15:13]</pre>
```

#### Circuit after firrtl.transforms.RemoveReset

```
circuit DecCounter :
 module DecCounter :
   input clock : Clock
   input reset : UInt<1>
   output io value : UInt<4>
    reg counter : UInt<4>, clock with :
      reset => (UInt<1>("h0"), counter) @[main.scala 8:24]
    node _T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
    node T 1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
    node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), _T_2) @[main.scala 12:26]
    io value <= counter @[main.scala 10:12]
    counter <= mux(reset, UInt<4>("h0"), _GEN_0) @[main.scala 13:13 main.scala 15:13]
```

#### firrtl.transforms.RemoveReset



#### firrtl.transforms.RemoveReset

```
Create an empty Map[String \rightarrow Reset], M

For all registers r with reset:
M[r.name] \leftarrow r.reset
r.reset \leftarrow 0

For all connections c which is an input of a register with reset:
originalReset \leftarrow M[c.out.name]
```

replace c with Mux(originalReset.active, c.in, originalReset.value)

### One step further

- How does Chisel capture my design?
- How was dependencies between Chisel Phases, FIRRTL passes / transforms resolved?
- How annotations, FIR serialization & deserialization works?

• .....

Q & A

## Thanks!

Boyang Han yqszxx@gmail.com