



# V8 Assembler学习小结

软件所智能软件中心PLCT实验室 实习生 陈家友

2020/04/01

# 目录


01 V8简介

02 Compiler (TurboFan)

03 Assembler

04 后续工作

# 01 V8简介




当 V8 编译 JavaScript 代码时，解析器(parser)将生成一个抽象语法树。语法树是 JavaScript 代码的句法结构的树形表示形式。解释器 Ignition 根据语法树生成字节码。TurboFan 是 V8 的优化编译器，TurboFan 将字节码生成优化的机器代码。

参考资料：

[1] <https://zhuanlan.zhihu.com/p/103904567>

# 01 V8简介



Ignition 解释器本身由一系列字节码处理程序代码片段组成，每个片段都处理一个特定的字节码，然后调度给下一个字节码的处理程序。这些字节码处理程序使用高层级的、机器架构无关的汇编代码写成，由 CodeStubAssembler 类实现，并由 TurboFan 编译。

Turbofan 根据 Ignition 收集的类型信息识别 Hot Function（多次被调用的函数），将 Bytecode 编译为 Optimized Machine Code，以提高代码的执行性能。并当需要进行去优化的时候直接去优化到字节码，而不需要再考虑 JS 源代码。

参考资料：

[1] <https://www.lagou.com/lgeduarticle/58193.html>

[2] <https://www.youtube.com/watch?v=p-iiEDtpy6l&feature=youtu.be>

## Compiler pipeline phases

Step A.1. Serialize the data needed for the compilation front-end.

```
void Serialize();
```

Step A.2. Run the graph creation and initial optimization passes.

```
bool CreateGraph();
```

Step B. Run the concurrent optimization passes.

```
bool OptimizeGraph(Linkage* linkage);
```

Step C. Run the code assembly pass.

```
void AssembleCode(Linkage* linkage, std::unique_ptr<AssemblerBuffer> buffer = {}); // Generate the final machine code.
```

Step D. Run the code finalization pass.

```
MaybeHandle<Code> FinalizeCode(bool retire_broker = true);
```

Step E. Install any code dependencies.

```
bool CommitDependencies(Handle<Code> code);
```

## Macro-Assembler 与 Assembler

### Macro-Assembler

Macro-Assembler中的指令对应IR的操作语义，有些操作数的类型较抽象的，还具有JavaScript的语义。例如：

```
void MacroAssembler::Swap(Register reg1, Register reg2, Register scratch) {
```

```
    if (scratch == no_reg) {
```

```
        Xor(reg1, reg1, Operand(reg2));
```

```
        Xor(reg2, reg2, Operand(reg1));
```

```
        Xor(reg1, reg1, Operand(reg2));
```

```
    } else {
```

```
        mov(scratch, reg1);
```

```
        mov(reg1, reg2);
```

```
        mov(reg2, scratch);
```

```
    }
```

```
} //Swap two registers. If the scratch register is omitted then a slightly less efficient form using xor instead of mov is emitted.
```

```
void TurboAssembler::Mov(const Register& rd, Smi smi)
```

## Macro-Assembler 与 Assembler

### Assembler

Assembler对应指令的函数对应ISA的opcode和operand

Create an assembler. Instructions and relocation information are emitted into a buffer, with the instructions starting from the beginning and the relocation information starting from the end of the buffer.

```
// Arithmetic.
```

```
void addu(Register rd, Register rs, Register rt);
```

```
void subu(Register rd, Register rs, Register rt);
```

```
...
```

```
// Logical.
```

```
void and_(Register rd, Register rs, Register rt);
```

```
void or_(Register rd, Register rs, Register rt);
```

```
....
```

```
// Shifts.
```

```
void srav(Register rt, Register rd, Register rs);
```

```
...
```

```
// ...
```

# 03 Assembler

## CodeGenerator::AssembleConstructFrame()

- call\_descriptor = linkage()->GetIncomingDescriptor();

//The call descriptor for this compilation unit describes the locations of incoming parameters and the outgoing return value(s).

- StubPrologue(info()->GetOutputStackFrameType()); //Generates function and stub prologue code.

push(ebp);

// Caller's frame pointer.将当前的基本指针压入堆栈，以便以后可以恢复。

mov(ebp, esp); //当前栈帧切换到新栈帧

Subu(sp, sp, Operand(kSystemPointerSize)); //给新栈帧分配空间

- AllocateSpillSlot
- Save callee-saved registers.

MultiPush(saves);

- Create space for returns.

Subu(sp, sp, Operand(returns \* kSystemPointerSize));

```
// slot      JS frame
//          +-----+-----+-----+
// -n-1      | parameter 0 |      ^
//          |-----|      |
// -n         |           |      |
//          |-----|      |      Caller
// ...        |           |      |      frame slots
// -2         | parameter n-1 |      |      (slot < 0)
//          |-----|      |      |
// -1         | parameter n |      |      v
//          +-----+-----+-----+
// 0          | return addr |      ^
//          |-----|      |      ^
// 1          | saved frame ptr | Fixed
//          |-----|      |      |
// 2          | Context/Frm. Type | Header <-- frame ptr
//          |-----|      |      |
// 3          | [JSFunction] |      v
//          +-----+-----+-----+
// 4          | spill 1      |      ^
//          |-----|      |      |
// ...        |           |      |      Spill slots
//          |-----|      |      |
// m+3        | spill m     |      v
//          +-----+-----+-----+
// m+4        | callee-saved 1 |      ^
//          |-----|      |      |
//          |           |      |      Callee-saved
//          |-----|      |      |
// m+r+3      | callee-saved r |      v
//          +-----+-----+-----+
// m+r+4      | return 0     |      ^
//          |-----|      |      |
//          |           |      |      Return
//          |-----|      |      |
//          | return q-1    |      v
//          +-----+-----+-----+
//          <-- stack ptr <-----
```



仿照ARM64的Assembler，写一个RISCV32G的Assembler

V8后端先把广义指令选择后的instructions lower成TurboAssembler的instructions (函数)，然后在这些函数中继续lower成 Assembler中的instructions (函数)，最后产生二进制。

RV32G 是由基本指令子集 “I” ，及标准扩展指令集整数乘除指令子集 “M” +原子操作子集 “A” +单精度浮点子集 “F ”+双精度浮点 “D” 组成。

RV32I 基本指令集										RV32M标准扩展										RV32A标准扩展																			
imm[31:12]										rd					0110111					LUI																			
imm[31:12]										rd					0010111					AUIPC																			
imm[20:10:11:19:12]										rd					1101111					JAL																			
imm[11:0]					rs1 000					rd					1100111					JALR																			
imm[12:10:5]		rs2		rs1		000		imm[4:1:11]		1100011		BEQ																											
imm[12:10:5]		rs2		rs1		001		imm[4:1:11]		1100011		BNE																											
imm[12:10:5]		rs2		rs1		100		imm[4:1:11]		1100011		BLT																											
imm[12:10:5]		rs2		rs1		101		imm[4:1:11]		1100011		BGE																											
imm[12:10:5]		rs2		rs1		110		imm[4:1:11]		1100011		BLTU																											
imm[12:10:5]		rs2		rs1		111		imm[4:1:11]		1100011		BGEU																											
imm[11:0]					rs1 000					rd					0000011					LB																			
imm[11:0]					rs1 001					rd					0000011					LH																			
imm[11:0]					rs1 010					rd					0000011					LW																			
imm[11:0]					rs1 100					rd					0000011					LBU																			
imm[11:0]					rs1 101					rd					0000011					LHU																			
imm[11:5]		rs2		rs1		000		imm[4:0]		0100011		SB																											
imm[11:5]		rs2		rs1		001		imm[4:0]		0100011		SH																											
imm[11:5]		rs2		rs1		010		imm[4:0]		0100011		SW																											
imm[11:0]					rs1 000					rd					0010011					ADDI																			
imm[11:0]					rs1 010					rd					0010011					SLTI																			
imm[11:0]					rs1 011					rd					0010011					SLTIU																			
imm[11:0]					rs1 100					rd					0010011					XORI																			
imm[11:0]					rs1 110					rd					0010011					ORI																			
imm[11:0]					rs1 111					rd					0010011					ANDI																			
0000000		shamt		rs1		001		rd		0010011		SLLI																											
0000000		shamt		rs1		101		rd		0010011		SRLI																											
0100000		shamt		rs1		101		rd		0010011		SRAI																											
0000000		rs2		rs1		000		rd		0110011		ADD																											
0100000		rs2		rs1		000		rd		0110011		SUB																											
0000000		rs2		rs1		001		rd		0110011		SLL																											
0000000		rs2		rs1		010		rd		0110011		SLT																											
0000000		rs2		rs1		011		rd		0110011		SLTU																											
0000000		rs2		rs1		100		rd		0110011		XOR																											
0000000		rs2		rs1		101		rd		0110011		SRL																											
0100000		rs2		rs1		101		rd		0110011		SRA																											
0000000		rs2		rs1		110		rd		0110011		OR																											
0000000		rs2		rs1		111		rd		0110011		AND																											
0000		Pred		Succ		00000		000		00000		FENCE																											
0000		0000		0000		00000		001		00000		FENCE.I																											
0000000000000						00000		000		00000		ECALL																											
0000000000001						00000		000		00000		EBREA																											
csr				rs1		010		rd		1110011		CSR.RW																											
csr				rs1		001		rd		1110011		CSR.RS																											
csr				rs1		011		rd		1110011		CSR.RC																											
csr				zimm		101		rd		1110011		CSR.RW																											
csr				zimm		110		rd		1110011		CSR.RSI																											
csr				zimm		111		rd		1110011		CSR.RCI																											

RV32M标准扩展						MUL	MULH	MULHSU	MULHU	DIV	DIVU	REM	REMU
0000001		rs2		rs1		000		rd		0110011			
0000001		rs2		rs1		001		rd		0110011			
0000001		rs2		rs1		010		rd		0110011			
0000001		rs2		rs1		011		rd		0110011			
0000001		rs2		rs1		100		rd		0110011			
0000001		rs2		rs1		101		rd		0110011			
0000001		rs2		rs1		110		rd		0110011			
0000001		rs2		rs1		111		rd		0110011			

RV32D						I fld	S fld	R4	R4	R4	R fadd.d	R fsub.d	R finul.d	R fdiv.d	R fsqrt.d	R fsgnj.d	R fsgnjn.d	R fsgnjx.d	R fmin.d	R fmax.d	R fcvt.s.d	R fcvt.d.s	R feq.d	R flt.d	R fle.d	R fclass.d	R fcvt.w.d	R	R finv.d.w	R	
imm[11:0]		rs1		011		rd		000011		imm[11:5]		rs2		rs1		imm[4:0]		010011													
rs3		01		rs2		rs1		mm		rd		100001																			
rs3		01		rs2		rs1		mm		rd		100011																			
rs3		01		rs2		rs1		mm		rd		100101																			
rs3		01		rs2		rs1		mm		rd		100111																			
0000001		rs2		rs1		mm		rd		101001																					
0000101		rs2		rs1		mm		rd		101001																					
0001001		rs2		rs1		mm		rd		101001																					
0001101		rs2		rs1		mm		rd		101001																					
0001101		00000		rs1		mm		rd		101001																					
0010001		rs2		rs1		000		rd		101001																					
0010001		rs2		rs1		001		rd		101001																					
0010001		rs2		rs1		010		rd		101001																					
0010101		rs2		rs1		000		rd		101001																					
0010101		rs2		rs1		001		rd		101001																					
0100000		00001		rs1		mm		rd		101001																					
0100001		00000		rs1		mm		rd		101001																					
1010001		Rs2		rs1		010		rd		101001																					
1010001		rs2		rs1		001		rd		101001																					
1010001		rs2		rs1		000		rd		101001																					
1110001		00000		rs1		001		rd		101001																					
1100001		00000		rs1		mm		rd		101001																					
1100001		00001		rs1		mm		rd		101001																					
1101001		00000		rs1		mm		rd		101001																					
1101001		00001		rs1		mm		rd		101001																					

RV32F标准扩展						FLW	FSW	FMA.D.S	FMSUB.S	FNMSUB.S	FNMA.D.D.S	FADD.S	FSUB.S	FMUL.S	FDIV.S	FSQRT.S	FSGNJ.S	FSGNJN.S	FSGNJX.S	FMIN.S	FMAX.S	FCVT.W.S	FCVT.WU.S	FMV.X.S	FEQ.S	FLT.S	FLE.S	FCLASS.S	FCVT.S.WU	FCVT.S.WU	FMV.S.X		
imm[11:0]		rs1		010		rd		0000111																									
imm[11:5]		rs2		rs1		010		imm[4:0]		0100111																							
rs3		00		rs2		rs1		mm		rd		1000011																					
rs3		00		rs2		rs1		mm		rd		1000111																					
rs3		00		rs2		rs1		mm		rd		1001011																					
rs3		00		rs2		rs1		mm		rd		1001111																					
0000000		rs2		rs1		mm		rd		1010011																							
0000100		rs2		rs1		mm		rd		1010011																							
0001000		rs2		rs1		mm		rd		1010011																							
0001100		rs2		rs1		mm		rd		1010011								</															

# 谢 谢

欢迎交流合作

2020/04/01