



软件所智能软件中心PLCT实验室 王鹏 实习生

2020/02/19

01 c910扩展指令集添加介绍

• 01 c910扩展指令集添加介绍

```
u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/lib/Target/RISCV
File Edit View Search Terminal Help
//
//
//===-----
// Instruction Formats
//===-----
include "RISCVInstrFormats.td"

def EXT : RVInstC910B0_1<0b010, OPC_CUSTOM0,
    (outs GPR:$rd), (ins GPR:$rs1, simm12:$imm1, simm12:$imm2),
    "ext", "$rd, $rs1, $imm1, $imm2">;

def EXTU : RVInstC910B0_1<0b011, OPC_CUSTOM0,
    (outs GPR:$rd), (ins GPR:$rs1, simm12:$imm1, simm12:$imm2),
    "extu", "$rd, $rs1, $imm1, $imm2">;
```

改为RISCVInstrFormatsC910.td

u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/lib/Target/RISCV

File Edit View Search Terminal Help

```
        "'D' (Double-Precision Floating-Point)",
        [FeatureStdExtF]>;
def HasStdExtD : Predicate<"Subtarget->hasStdExtD(">,
        AssemblerPredicate<"FeatureStdExtD">;

def FeatureStdExtC
    : SubtargetFeature<"c", "HasStdExtC", "true",
        "'C' (Compressed Instructions)">;
def HasStdExtC : Predicate<"Subtarget->hasStdExtC(">,
        AssemblerPredicate<"FeatureStdExtC">;

def FeatureC910
    : SubtargetFeature<"c910", "HasC910", "true",
        "Implement C910">;
def HasC910 : Predicate<"Subtarget->hasC910(">,
        AssemblerPredicate<"FeatureC910">;
```

RISCV.td中添加C910

RISCV/RISCVSubtarget.h

```
u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/lib/Target/RISCV
File Edit View Search Terminal Help
#define GET_SUBTARGETINFO_HEADER
#include "RISCVGenSubtargetInfo.inc"

namespace llvm {
class StringRef;

class RISCVSubtarget : public RISCVGenSubtargetInfo {
    virtual void anchor();
    bool HasStdExtM = false;
    bool HasStdExtA = false;
    bool HasStdExtF = false;
    bool HasStdExtD = false;
    bool HasStdExtC = false;
    bool HasC910 = false;
    bool HasRV64 = false;
    bool IsRV32E = false;
    bool EnableLinkerRelax = false;
    unsigned XLen = 32;
    MVT XLenVT = MVT::i32;
    RISCVABI::ABI TargetABI = RISCVABI::ABI_Unknown;
};
```

```
bool hasStdExtM() const { return HasStdExtM; }
bool hasStdExtA() const { return HasStdExtA; }
bool hasStdExtF() const { return HasStdExtF; }
bool hasStdExtD() const { return HasStdExtD; }
bool hasStdExtC() const { return HasStdExtC; }
bool hasC910() const { return HasC910; }
bool is64Bit() const { return HasRV64; }
bool isRV32E() const { return IsRV32E; }
bool enableLinkerRelax() const { return EnableLinkerRelax; }
MVT getXLenVT() const { return XLenVT; }
unsigned getXLen() const { return XLen; }
RISCVABI::ABI getTargetABI() const { return TargetABI; }
};
```

INSERT

```
u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/test/MC/RISCV
File Edit View Search Terminal Help
# RUN: llvm-mc %s -triple=riscv64 -mcpu=c910 --mattr=+c910 -riscv-no-aliases -show-encoding \
# RUN:      | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
~
~
```

test/MC/RISCV/c910-valid.s

u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/test/MC/RISCV

File Edit View Search Terminal Help

RUN: not llvm-mc -triple riscv64 < %s 2>&1 | FileCheck %s

c910 instructions can't be used for RV32

test/MC/RISCV/c910-invalid.s


```
//===-----  
// RISC-V processors supported.  
//===-----  
  
def : ProcessorModel<"c910", NoSchedModel, [Feature64Bit,FeatureStdExtA,FeatureStdExtC,  
                                           FeatureStdExtM,FeatureStdExtF,FeatureStdExtD,FeatureC910]>;  
  
def : ProcessorModel<"generic-rv32", NoSchedModel, []>;  
  
def : ProcessorModel<"generic-rv64", NoSchedModel, [Feature64Bit]>;
```

RISCV.td

重新编译成功

开始测试

```
u@u-virtual-machine:~/tools/c910-llvm-master/tmp/build$ echo "vsetvl a3, a3, a2" | llvm-mc -triple=
riscv64 -mcpu=c910 --mattr=+c910 -show-encoding -show-inst
.text
<stdin>:1:1: error: unrecognized instruction mnemonic
vsetvl a3, a3, a2
^
```


• 参考资料

isrc-cas/rvv-llvm

<https://github.com/isrc-cas/rvv-llvm/tree/rvv-iscas>

《LLVM Codebook》

Extending RISC-V ISA With a Custom Instruction Set Extension

<https://www.design-reuse.com/articles/46237/extending-risc-v-isa-with-a-custom-instruction-set-extension.html>

• 课后问题

```
u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/test/MC/RISCV
File Edit View Search Terminal Help
# RUN: llvm-mc %s -triple=riscv64 -mcpu=c910 -mattr=+c910 -riscv-no-aliases -show-encoding \
# RUN:      | FileCheck -check-prefixes=CHECK-ASM,CHECK-ASM-AND-OBJ %s
~
~
```

test/MC/RISCV/c910-valid.s

u@u-virtual-machine: ~/tools/c910-llvm-master/tmp/llvm/test/MC/RISCV

File Edit View Search Terminal Help

RUN: not llvm-mc -triple riscv64 < %s 2>&1 | FileCheck %s

c910 instructions can't be used for RV32

test/MC/RISCV/c910-invalid.s

谢 谢

欢迎交流合作

2019/02/25