# Circuit Capture of Chisel Part 1. Correctness

Boyang Han yqszxx@gmail.com

## What is circuit capture?


```
1 import chisel3.
                                         circuit DecCounter :
3 class DecCounter extends Module {
                                           module DecCounter :
  val io = IO(new Bundle{
                                             input clock : Clock
    val value = Output(UInt(4.W))
                                             input reset : UInt<1>
                                             output io : { value : UInt<4>}
   })
                                             reg counter : UInt<4>, clock with :
   val counter = RegInit(0.U(4.W))
                                               reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
                                             io.value <= counter @[main.scala 10:12]</pre>
   io.value := counter
                                             node T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
                                             when T: @[main.scala 12:26]
   when (counter === 9.U) {
                                               counter <= UInt<1>("h0") @[main.scala 13:13]
                                             else:
     counter := 0.U
                                               node T 1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
   } otherwise {
                                               node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
     counter := counter + 1.U
                                               counter <= T 2 @[main.scala 15:13]</pre>
```

## Problems involved

- Correctness
- Naming
- Debug info

```
1 import chisel3.
 3 class DecCounter extends Module {
    val io = IO(new Bundle{
      val value = Output(UInt(4.W))
    val counter = RegInit(0.U(4.W))
    io.value := counter
    when (counter === 9.U) {
      counter := 0.U
    } otherwise {
      counter := counter + 1.U
16 }
```

```
47 final def + (that: T): T = macro SourceInfoTransform.thatArg
                                             src/main/scala/chisel3/Num.scala @ 4a0e828
      447 override def do_+ (that: UInt)(···): UInt = this +% that
                                             src/main/scala/chisel3/Bits.scala @ 4a0e828
      508 def do +% (that: UInt)(···): UInt =
                      (this +& that).tail(1)
                                             src/main/scala/chisel3/Bits.scala @ 4a0e828
      505 def do +& (that: UInt)(···): UInt =
      506 binop(\cdots, UInt((this.width max that.width) + 1), AddOp, that)
                                              src/main/scala/chisel3/Bits.scala @ 4a0e828
      199 def binop[T <: Data](···, dest: T, op: PrimOp, other: Bits): T = {
            pushOp(DefPrim(sourceInfo, dest, op, this.ref, other.ref))
                                              src/main/scala/chisel3/Bits.scala @ 4a0e828
node _T_1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
node T 2 = tail( T 1, 1) @[main.scala 15:24]
```



```
447 override def do_+ (that: UInt)(···): UInt = this +% that
```

#### Every Week Scala:

`.` and `()` can be omitted when calling methods.


```
class Cat {
    def say(word: String): Unit = println(word)
}

val kitty = new Cat
kitty: Cat = Cat@23f5da49
Meow~

UInt<1>
("h1")


def do_+ (that: UInt)(···): UInt = this.+%(that)
```


```
508 def do_+% (that: UInt)(···): UInt =
                   (this +& that).tail(1)
    79 def do_tail(n: Int)(···): UInt = {
         val w = width match {
           case KnownWidth(x) =>
             require(x >= n, [message])
             Width(x - n)
           case UnknownWidth() => Width()
         binop(\cdots, UInt(width = w), TailOp, n)
    79 }
195 def binop[T <: Data](···, dest: T, op: PrimOp, other: BigInt): T = {
     pushOp(DefPrim(..., dest, op, this.ref, ILit(other)))
```



```
505 def do_+& (that: UInt)(···): UInt =
506 binop(···, UInt((this.width max that.width) + 1), AddOp, that)

199 def binop[T <: Data](···, dest: T, op: PrimOp, other: Bits): T = {
...
202  pushOp(DefPrim(sourceInfo, dest, op, this.ref, other.ref))
203 }</pre>
```





## Result

```
1 import chisel3.
                                          circuit DecCounter :
3 class DecCounter extends Module {
                                            module DecCounter :
  val io = IO(new Bundle{
                                              input clock : Clock
    val value = Output(UInt(4.W))
                                              input reset : UInt<1>
                                              output io : { value : UInt<4>}
   })
                                              reg counter : UInt<4>, clock with :
   val counter = RegInit(0.U(4.W))
                                                reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
                                              io.value <= counter @[main.scala 10:12]</pre>
   io.value := counter
                                              node T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
                                              when T: @[main.scala 12:26]
   when (counter === 9.U) {
                                                counter <= UInt<1>("h0") @[main.scala 13:13]
     counter := 0.U
                                              else:
                                                node _T_1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
   } otherwise {
                                                node _T_2 = tail(_T_1, 1) @[main.scala 15:24]
     counter := <mark>counter + 1.U</mark>
                                                counter <= T 2 @[main.scala 15:13]</pre>
```

Q & A

# Thanks!

Boyang Han yqszxx@gmail.com