Circuit Capture of Chisel Part 2. Naming

Boyang Han yqszxx@gmail.com

Problems involved

- Correctness
- Naming
- Debug info

What is circuit capture?

```
1 import chisel3.
                                         circuit DecCounter :
3 class DecCounter extends Module {
                                           module DecCounter :
  val io = IO(new Bundle{
                                             input clock : Clock
    val value = Output(UInt(4.W))
                                             input reset : UInt<1>
                                             output io : { value : UInt<4>}
   })
                                             reg counter : UInt<4>, clock with :
   val counter = RegInit(0.U(4.W))
                                               reset => (reset, UInt<4>("h0")) @[main.scala 8:24]
                                             io.value <= counter @[main.scala 10:12]</pre>
   io.value := counter
                                             node T = eq(counter, UInt<4>("h9")) @[main.scala 12:17]
                                             when T: @[main.scala 12:26]
   when (counter === 9.U) {
                                               counter <= UInt<1>("h0") @[main.scala 13:13]
                                             else:
     counter := 0.U
                                               node T 1 = add(counter, UInt<1>("h1")) @[main.scala 15:24]
   } otherwise {
                                               node T_2 = tail(T_1, 1) @[main.scala 15:24]
     counter := counter + 1.U
                                               counter <= T 2 @[main.scala 15:13]</pre>
```

Naming

```
import chisel3.
   class DecCounter extends Module {
     val io = IO(new Bundle{
       val value = Output(UInt(4.W))
     })
     val counter = RegInit(0.U(4.W))
     io.value := counter
     when (counter === 9.U) {
       counter := 0.U
     } otherwise {
       counter := counter + 1.U
17 }
  (new ChiselStage).execute(
    Array(
      "-X", "verilog",
    Seg(ChiselGeneratorAnnotation(() => new DecCounter))
```

```
411 def build[T <: RawModule](f: \Rightarrow T): (Circuit, T) = {
414 val mod = f
                                 src\main\scala\chisel3\internal\Builder.scala @ 4a0e828
 30 def do apply[T <: BaseModule](bc: => T)
                                           T = \{
       val component = module.generateComponent()
 76 }
                                       src\main\scala\chisel3\Module.scala @ 4a0e828
 61 private[chisel3] override def generateComponent(): Component = {
       val names = nameIds(classOf[RawModule])
124 }
                                    src\main\scala\chisel3\RawModule.scala @ 4a0e828
301 protected def namelds(rootClass: Class[_]): HashMap[Hasld, String] = {
       for (m <- getPublicFields(rootClass)) {</pre>
        Builder.nameRecursively(cleanName(m.getName), m.invoke(this), name)
323 }
                                        src\main\scala\chisel3\Module.scala @ 4a0e828
```

Thanks!

Boyang Han yqszxx@gmail.com