
8. Design of Adders

- · Last module:
 - Designing CMOS gate networks
 - Speeding up combinational gates
- · This module
 - Adder circuits
 - Simple adders
 - Fast addition

D. Z. Pan 8. Design of Adders



Full Adder Design I

• Brute force implementation from equations

$$S = A \oplus B \oplus C$$

$$C_{\text{out}} = MAJ(A, B, C)$$

$$A \xrightarrow{\bar{A}} B \xrightarrow{\bar{B}} C \xrightarrow{\bar{C}} \bar{C}$$


$$B \xrightarrow{\bar{C}} C \xrightarrow{\bar{C}} \bar{A} \xrightarrow{\bar{C}} \bar{C}$$

$$B \xrightarrow{\bar{C}} C \xrightarrow{\bar{C}} \bar{A} \xrightarrow{\bar{C}} \bar{C}$$


$$D. Z. Pan$$
8. Design of Adders 3

Full Adder Design II

- Factor S in terms of C_{out} S = ABC + (A + B + C)($\sim C_{out}$)
- Critical path is usually C to C_{out} in ripple



Clever layout circumvents usual line of diffusion Use wide transistors on critical path Eliminate output inverters D. Z. Pan




Carry Propagate Adders

- N-bit adder called CPA
 - Each sum bit depends on all previous carries
 - How do we compute all these carries quickly?

D. Z. Pan 8. Design of Adders

Ripple Carry Adder


- · Simplest design: cascade full adders
 - Critical path goes from Cin to Cout
 - Design full adder to have fast carry delay



D. Z. Pan 8. Design of Adders

Inversions

- · Critical path passes through majority gate
 - Built from minority + inverter
 - Eliminate inverter and use inverting full adder



D. Z. Pan 8. Design of Adders 9

PGK

- For a full adder, define what happens to carries
 - Generate: $C_{out} = 1$ independent of C
 - G = A B
 - Propagate: C_{out} = C
 - P = A ⊕ B
 - Kill: $C_{out} = 0$ independent of C
 - K = ~A ~B (i.e., ~K = A + B)

D. Z. Pan

8. Design of Adders 10

Generate / Propagate

- Equations often factored into G and P
- Generate and propagate for groups spanning i:j

$$G_{i:j} = G_{i:k} + P_{i:k} \square G_{k-1:j}$$


$$P_{i:j} = P_{i:k} \square P_{k-1:j}$$


· Base case


$$\begin{aligned} G_{i:i} &\equiv G_i = A_i \ \Box B_i \\ P_{i:i} &\equiv P_i = A_i \oplus B_i \end{aligned} \qquad \begin{aligned} G_{0:0} &\equiv G_0 = C_{in} \\ P_{0:0} &\equiv P_0 = 0 \end{aligned}$$


• Sum: $S_i = P_i \oplus G_{i-1:0}$


D. Z. Pan 8. Design of Adders 11




















Carry-Lookahead Adder

- Carry-lookahead adder computes G_{i:0} for many bits in parallel
- Uses higher-valency cells with more than two inputs









Carry-Select Adder

- Trick for critical paths dependent on late input X
 - Precompute two possible outputs for X = 0, 1
 - Select proper output when X arrives
- Carry-select adder precomputes n-bit sums
 - For both possible carries into n-bit group




Carry-Increment Adder

 Factor initial PG and final XOR out of carryselect



Variable Group Size


 Also buffer noncritical signals





Tree Adder

- If lookahead is good, lookahead across lookahead!
 - Recursive lookahead gives O(log N) delay
- Many variations on tree adders

D. Z. Pan 8. Design of Adders 25








Tree Adder Taxonomy

- Ideal N-bit tree adder would have
 - $-L = \log N$ logic levels
 - Fanout never exceeding 2
 - No more than one wiring track between levels
- Describe adder with 3-D taxonomy (I, f, t)
 - Logic levels: L + I
 - Fanout: $2^f + 1$
 - Wiring tracks: 2^t
- Known tree adders sit on plane defined by

$$I + f + t = L-1$$


D. Z. Pan


8. Design of Adders 29





VLSI Design


8. Design of Adders











Summary Adder architectures offer area / power / delay tradeoffs.					
Choose the best one for your application.					
Architecture	Classifi- cation	Logic Levels	Max Fanout	Tra- cks	Cells
Ripple Carry		N-1	1	1	N
Carry-Skip n=4		N/4 + 5	2	1	1.25N
Carry-Inc. n=4		N/4 + 2	4	1	2N
Brent-Kung	(L-1, 0, 0)	2log ₂ N - 1	2	1	2N
Sklansky	(0, L-1, 0)	log ₂ N	N/2 + 1	1	0.5 Nlog ₂ N
Kogge-Stone	(0, 0, L-1)	log ₂ N	2	N/2	Nlog ₂ N
D. Z. Pan				8. Design	of Adders 36