

8. Design of Adders

- Last module:
 - Designing CMOS gate networks
 - Speeding up combinational gates
- This module
 - Adder circuits
 - Simple adders
 - Fast addition

D. Z. Pan

8. Design of Adders 1

Single-Bit Addition

Half Adder

$$S = A \oplus B$$

$$C_{out} = A \cdot B$$

A	B	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$

A	B	C	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

D. Z. Pan


8. Design of Adders 2

Full Adder Design I

- Brute force implementation from equations

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$




D. Z. Pan

8. Design of Adders 3

Full Adder Design II

- Factor S in terms of C_{out}

$$S = ABC + (A + B + C)(\sim C_{out})$$
- Critical path is usually C to C_{out} in ripple adder




D. Z. Pan

8. Design of Adders 4

Layout

- Clever layout circumvents usual line of diffusion
 - Use wide transistors on critical path
 - Eliminate output inverters




D. Z. Pan

8. Design of Adders 5

Full Adder Design III

- Complementary Pass Transistor Logic (CPL)
 - Slightly faster, but more area cf. the clever layout of II




D. Z. Pan

8. Design of Adders 6

8. Design of Adders

Carry Propagate Adders

- N-bit adder called CPA
 - Each sum bit depends on all previous carries
 - How do we compute all these carries quickly?




D. Z. Pan

8. Design of Adders 7

Ripple Carry Adder

- Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay




D. Z. Pan

8. Design of Adders 8

Inversions

- Critical path passes through majority gate
 - Built from minority + inverter
 - Eliminate inverter and use inverting full adder



D. Z. Pan

8. Design of Adders 9

PGK

- For a full adder, define what happens to carries
 - Generate: $C_{out} = 1$ independent of C
 - $G = A \cdot B$
 - Propagate: $C_{out} = C$
 - $P = A \oplus B$
 - Kill: $C_{out} = 0$ independent of C
 - $K = \sim A \cdot \sim B$ (i.e., $\sim K = A + B$)

D. Z. Pan

8. Design of Adders 10

Generate / Propagate

- Equations often factored into G and P
- Generate and propagate for groups spanning i:j

$$G_{i:j} = G_{i:k} + P_{i:k} \cdot G_{k-1:j}$$

$$P_{i:j} = P_{i:k} \cdot P_{k-1:j}$$

- Base case

$$G_{i,i} \equiv G_i = A_i \cdot B_i \quad G_{0,0} \equiv G_0 = C_{in}$$


$$P_{i,i} \equiv P_i = A_i \oplus B_i \quad P_{0,0} \equiv P_0 = 0$$

- Sum: $S_i = P_i \oplus G_{i-1,0}$

D. Z. Pan

8. Design of Adders 11

PG Logic




D. Z. Pan

8. Design of Adders 12

8. Design of Adders

Ripple Carry Revisited

$$G_{i:0} = G_i + P_i \square G_{i-1:0}$$




D. Z. Pan

8. Design of Adders 13

Ripple Carry PG Diagram


$$t_{\text{ripple}} = t_{pg} + (N-1)t_{AO} + t_{xor}$$



D. Z. Pan

8. Design of Adders 14

PG Diagram Notation




D. Z. Pan

8. Design of Adders 15

Carry-Skip Adder

- Ripple carry is slow through all N stages
- Carry-skip allows carry to skip over groups of n bits
 - Decision based on n -bit propagate signal



D. Z. Pan

8. Design of Adders 16

Carry-Skip PG Diagram


For k n -bit groups ($N = nk$)

$$t_{\text{skip}} = t_{pg} + [2(n-1) + (k-1)]t_{AO} + t_{xor}$$

D. Z. Pan

8. Design of Adders 17

Variable Group Size




D. Z. Pan

8. Design of Adders 18

8. Design of Adders

Carry-Lookahead Adder


- Carry-lookahead adder computes $G_{i:0}$ for many bits in parallel
- Uses higher-valency cells with more than two inputs



D. Z. Pan

8. Design of Adders 19


CLA PG Diagram



D. Z. Pan

8. Design of Adders 20

Higher-Valency Cells




D. Z. Pan

8. Design of Adders 21

Carry-Select Adder

- Trick for critical paths dependent on late input X
 - Precompute two possible outputs for $X = 0, 1$
 - Select proper output when X arrives
- Carry-select adder precomputes n-bit sums
 - For both possible carries into n-bit group




D. Z. Pan

8. Design of Adders 22

Carry-Increment Adder

- Factor initial PG and final XOR out of carry-select




$$t_{\text{increment}} = t_{pg} + [(n-1) + (k-1)]t_{AO} + t_{xor}$$

D. Z. Pan

8. Design of Adders 23

Variable Group Size

- Also buffer noncritical signals



D. Z. Pan

8. Design of Adders 24

8. Design of Adders


Tree Adder

- If lookahead is good, lookahead across lookahead!
 - Recursive lookahead gives $O(\log N)$ delay
- Many variations on tree adders

D. Z. Pan

8. Design of Adders 25


Brent-Kung



D. Z. Pan

8. Design of Adders 26


Sklansky



D. Z. Pan

8. Design of Adders 27

Kogge-Stone



D. Z. Pan

8. Design of Adders 28

Tree Adder Taxonomy


- Ideal N-bit tree adder would have
 - $L = \log N$ logic levels
 - Fanout never exceeding 2
 - No more than one wiring track between levels
- Describe adder with 3-D taxonomy (l, f, t)
 - Logic levels: $L + 1$
 - Fanout: $2^f + 1$
 - Wiring tracks: 2^t
- Known tree adders sit on plane defined by

$$l + f + t = L - 1$$

D. Z. Pan

8. Design of Adders 29

Tree Adder Taxonomy








D. Z. Pan

8. Design of Adders 30

VLSI Design

8. Design of Adders



Summary

Adder architectures offer area / power / delay tradeoffs.
Choose the best one for your application.

Architecture	Classifi-cation	Logic Levels	Max Fanout	Tra-cks	Cells
Ripple Carry		$N-1$	1	1	N
Carry-Skip $n=4$		$N/4 + 5$	2	1	$1.25N$
Carry-Inc. $n=4$		$N/4 + 2$	4	1	$2N$
Brent-Kung	$(L-1, 0, 0)$	$2\log_2 N - 1$	2	1	$2N$
Sklansky	$(0, L-1, 0)$	$\log_2 N$	$N/2 + 1$	1	$0.5 N \log_2 N$
Kogge-Stone	$(0, 0, L-1)$	$\log_2 N$	2	$N/2$	$N \log_2 N$

D. Z. Pan

8. Design of Adders 36