Monthly Report for ECE FYP/FYT

Project Code:	7\\/\01a 22	Supervisor(s):	Prof. Wei Zhang
	<u>ZW01a-23</u>		FIOI. WEI ZHANG
Project Title:	Hardware Acceleration of Data Processing		
Group Member(s):	1) Luk Pak Him 2) Chio Y	'at Hei	3) Shum Kwan Ho
Reporting Period:	Report #1		
List the work completed in this reporting period. Identify the major difficulties encountered. Comment on the overall progress.	Completed work: Median Filter Finalized design of systolic median filter 3-sort module: sorting 3 8-bit numbers with 2 pipeline stages 9-median systolic: input 3 new numbers and compute the new median every clock cycle Sobel Filter Finalized design of systolic Sobel filter Sobel module: single module, scalable for Sobel filter Verify correctness by placing 3 Sobel filter CU side by side Major difficulties: Figuring out the memory access of FPGA boards Group members are not all proficient in Verilog programming and HDL. Overall Progress: Slightly behind schedule, still haven't implemented the memory access part		
Future Plan: • Write down the working plan for the next reporting period. Group	 Implement scalable RTL schematic with for loops Implement memory access of BOE Implement Image division hardware 		
Representative's Signature:	Som KH		MWW

(Version 2020-10)