## **Monthly Report for ECE FYP/FYT**

Project Code:	<u>ZW01a-23</u>	Supervisor(s):	Prof. Wei Zhang
Project Title:	Hardware Acceleration of Data Processing		
Group Member(s):	1) Luk Pak Him 2) Chio Y	'at Hei	3)Shum Kwan Ho
Reporting Period:	Report #1		
List the work completed in this reporting period.     Identify the major difficulties encountered.     Comment on the overall progress.	Completed work: nine 8-bit unsigned integer median filter design with three pipeline stages -including a three 8-bit unsigned integer combinational median filter design -verified correctness with unit testing on both components.  Major difficulties: Considering moving to a systolic array-based design to reduce memory access overhang, still in planning stage. Planning on systolic array based median filter is undergoing in great progress. Group members are not all proficient in Verilog programming and HDL.  Overall Progress: Slightly behind schedule, with a lot of design work and changes to the system design from a pure Von Neumann architecture to a systolic array architecture.		
Write down the working plan for the next reporting period.	Implement and Verify correctness of the systolic array based median filter.  Design a systolic array based Sobel filter design.  Implement a systolic array fetcher for image.		
Group Representative's Signature:			

(Version 2020-10)