Experiment 7 - It's Alive! Brandon Kelley and Joseph Prachar CPE 233-04 February 5, 2016

Objective:

The purpose of this lab is to learn how the RAT CPU sends signals to different modules within the architecture to create a state machine that controls the fetching and executing of program instructions.

Procedure:

Part 1:

1. Recreate the RAT CPU architecture diagram using an electronic tool. The diagram will be useful for building the CPU and ensuring all signals are connected to modules correctly.




Figure 1: Archetecture diagram provided in class (used to create CPU)

Part 2:

1. Complete the provided control signal table worksheet with the signals that trigger the IN, MOV, EXOR, OUT, and BRN instructions, as well as the fetch and reset states.

2. Use the same approach to fill out the ControlUnit.vhd skeleton with signals as shown in Figure 2.




Figure 2: The ControlUnit BBD

Part 3:

1. Create a RAT_CPU module that connects the control unit to the program counter, prog_rom, register file and ALU.



Figure 3: The FlagReg BBD

- 2. Implement a system like Figure 3 for the zero and carry flag registers.
- 3. Create signals within the CPU for the flags and assign them with the outputs of the ALU.

Part 4:

1. Create a prog_rom.vhd file using the RAT simulator and the following program.

Part 5:

- 1. Create a wrapper file for the RAT CPU to interface it with the Basys 3 board.
- 2. Create a testbench and analyze the CPU in iSim.
- 3. Create a constraints file for the wrapper and load the CPU onto the board.

Testing:

Testing the RAT_CPU was fairly simple. All modules worked as expected and just needed to be connected. There were minor problems/typos in the CPU module and the control unit as described in Table 1. These errors were found by analyzing the timing diagram (Figure 4) extensively for incorrect signals. Once the design simulated correctly, a TA checked off correct functionality performing on the Nexys board.

| Problem | Solution |
|---|---|
| CPU not init-ing correctly | Fix control unit to reset on '1' instead of '0' |
| CPU still not init-ing correctly | Fix counter to reset value when RST = '1' and not mask output with zeros |
| Counter IMMED input not connected to instruction signal | Connect IMMED input to correct bits of instruction signal |
| CPU not outputting correctly | Connect CPU outputs to correct signals inside CPU |
| No output on IO_OE | Control unit was using RF_OE instead of IO_OE. Replace RF_OE with IO_OE in OUT instruction. |
| IO_OE not outputting correctly | Turns out both RF_OE and IO_OE are needed in the OUT instruction. So put RF_OE back. |

Table 1: Problems discovered while debugging and their solutions




Figure 4: Timing diagram of RAT CPU running assembly program from part 4

Conclusions:

Brandon Kelley:

In this lab, the basic structure of the RAT CPU was completed. Main components, such as the program counter and ALU, were connected into the ControlUnit so that it became possible to execute a program contained in prog_rom.vhd. At this point, support for only a few instructions has been included, so that will need to be added for a more complete CPU. *However, the lab was very useful in giving the users an understanding of how the CPU is composed of internal modules and signals*.

Joseph Prachar:

This experiment was extremely helpful in understanding the way that the RAT CPU operates. Referring to the architecture diagram while connecting all of the previously created modules gave great reinforcement of the overall layout of the CPU. This also helped debugging; once a signal was identified to be faulty, the architecture diagram was analyzed as well as the specific modules in question to find the problem and solution. This gave the participants of the lab much experience debugging a large, multi level design. The biggest word of advice to future lab participants would be to focus on creating the smaller modules correctly the first time. Once Experiment 7 is reached it is a lot of work to debug every single module. One needs to be confident in the way that each module works before starting this experiment, otherwise debugging will be lengthy and tedious.

```
RAT CPU. vhd:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RAT CPU is
     Port (
           IN PORT : in STD LOGIC VECTOR (7 downto 0);
           RST : in STD LOGIC;
           INT IN : in STD LOGIC;
           CLK : in STD LOGIC;
           OUT PORT: out STD LOGIC VECTOR (7 downto 0);
           PORT ID : out STD LOGIC VECTOR (7 downto 0);
           IO OE : out STD LOGIC);
end RAT CPU;
architecture Behavioral of RAT CPU is
     component ControlUnit
           Port (
                CLK
                        : in STD_LOGIC;
                                  : in STD LOGIC;
                                  : in STD LOGIC;
                INT
                                  : in STD LOGIC;
                             : in STD LOGIC;
                RST
                OPCODE HI 5 : in STD LOGIC VECTOR (4 downto 0);
                OPCODE LO 2 : in STD LOGIC VECTOR (1 downto 0);
                PC LD
                            : out STD LOGIC;
               PC_INC : out STD_LOGIC;
PC_RESET : out STD_LOGIC;
PC_OE : out STD_LOGIC;
PC_MUX_SEL : out STD_LOGIC_VECTOR (1 downto 0);
SP_LD : out STD_LOGIC;
SP_MUX_SEL : out STD_LOGIC_VECTOR (1 downto 0);
SP_RESET : out STD_LOGIC_VECTOR (1 downto 0);
SP_RESET : out STD_LOGIC;
RF_WR : out STD_LOGIC;
                RF_WR : out STD_LOGIC;
RF_WR_SEL : out STD_LOGIC_VECTOR (1 downto 0);
RF_OE : out STD_LOGIC;
                REG IMMED SEL : out STD LOGIC;
                ALU SEL : out STD LOGIC VECTOR (3 downto 0);
                SCR WR
                                  : out STD LOGIC;
                SCR OE : out STD LOGIC;
                SCR ADDR SEL : out STD LOGIC VECTOR (1 downto 0);
                C_FLAG_SEL : out STD_LOGIC_VECTOR (1 downto 0);
C_FLAG_LD : out STD_LOGIC;
C_FLAG_SET : out STD_LOGIC;
C_FLAG_CLR : out STD_LOGIC;
SHAD_C_LD : out STD_LOGIC;
Z_FLAG_SEL : out STD_LOGIC_VECTOR (1 downto 0);
```

```
Z_FLAG_LD : out STD_LOGIC;
Z_FLAG_SET : out STD_LOGIC;
Z_FLAG_CLR : out STD_LOGIC;
SHAD_Z_LD : out STD_LOGIC;
I_FLAG_SET : out STD_LOGIC;
I_FLAG_CLR : out STD_LOGIC;
IO_OE : out STD_LOGIC);
end component;
component counter
     Port ( FROM IMMED : in STD LOGIC VECTOR (9 downto 0);
          FROM STACK : in STD LOGIC VECTOR (9 downto 0);
         INTERRUPT : in STD LOGIC VECTOR (9 downto 0);
         PC MUX SEL : in STD LOGIC VECTOR (1 downto 0);
         PC OE : in STD LOGIC;
         PC LD : in STD LOGIC;
         PC INC : in STD LOGIC;
         RST : in STD LOGIC;
         CLK : in STD LOGIC;
         PC COUNT : out STD LOGIC VECTOR (9 downto 0);
         PC TRI : out STD LOGIC VECTOR (9 downto 0));
end component;
component prog rom
     Port ( ADDRESS: in std logic vector(9 downto 0);
         INSTRUCTION : out std logic vector(17 downto 0);
         CLK : in std logic);
end component;
component RegisterFile
     Port ( D IN : in STD LOGIC VECTOR (7 downto 0);
         DX OUT : out STD LOGIC VECTOR (7 downto 0);
         DY_OUT : out STD_LOGIC_VECTOR (7 downto 0);
         ADRX : in STD_LOGIC_VECTOR (4 downto 0);
ADRY : in STD_LOGIC_VECTOR (4 downto 0);
DX_OE : in STD_LOGIC;
WE : in STD_LOGIC;
CLK : in STD_LOGIC;
 end component;
 component alu
     Port ( A : in STD LOGIC VECTOR (7 downto 0);
         B : in STD LOGIC VECTOR (7 downto 0);
         C IN : in STD LOGIC;
         Sel : in STD LOGIC VECTOR (3 downto 0);
         SUM : out STD LOGIC VECTOR (7 downto 0);
         C FLAG : out STD LOGIC;
         Z FLAG : out STD LOGIC);
```

```
end component;
     component FlagReg
        Port ( IN FLAG : in STD LOGIC;
           LD : in STD_LOGIC;
           SET
                   : in STD LOGIC;
           CLR
                   : in STD LOGIC;
           CLK : in STD_LOGIC;
            OUT FLAG : out STD LOGIC);
     end component;
     signal MULTI BUS : STD LOGIC VECTOR (9 downto 0);
     -- Program counter signals
     signal PC MUX SEL : STD LOGIC VECTOR (1 downto 0);
     signal PC OE, PC LD, PC INC, PC RST : STD LOGIC;
     signal PC COUNT : STD LOGIC VECTOR (9 downto 0);
     -- Prog-rom signal
     signal Instruction: STD LOGIC VECTOR (17 downto 0);
     -- Register file signals
     signal RF DATA IN : STD LOGIC VECTOR (7 downto 0);
     signal RF WR SEL : STD LOGIC VECTOR (1 downto 0);
     signal RF OUT X, RF OUT Y : STD LOGIC VECTOR (7 downto 0);
     signal RF OE, RF WE : STD LOGIC;
     -- ALU signals
     signal ALU IN B, ALU OUT : STD LOGIC VECTOR (7 downto 0);
     signal ALU SEL : STD LOGIC VECTOR (3 downto 0);
     signal REG IMMED SEL : STD LOGIC;
     signal ALU OUT C, ALU OUT Z : STD LOGIC;
     -- C Flag signals
     signal C FLAG : STD LOGIC;
     signal C SET, C CLR, C LD : STD LOGIC;
     -- Z Flag signals
     signal Z FLAG, Z LD : STD LOGIC;
begin
    control : controlUnit PORT MAP (CLK, C FLAG, Z FLAG, INT IN, RST,
Instruction (17 downto 13), Instruction (1 downto 0),
        PC LD, PC INC, PC RST, PC OE, PC MUX SEL,
       open, open, open,
       RF WE, RF WR SEL, RF OE, REG IMMED SEL,
       ALU SEL,
       open, open, open,
```

```
open, C LD, C SET, C CLR, open,
        open, Z LD, open, open, open,
        open, open, IO OE);
    pc : counter PORT MAP (Instruction (12 downto 3), Instruction (12 downto
3), Instruction (12 downto 3), PC MUX SEL, PC OE, PC LD, PC INC, PC RST, CLK,
PC COUNT, open);
    progRom : prog rom PORT MAP (PC COUNT, Instruction, CLK);
    RF DATA IN <= ALU OUT
                                         when RF WR SEL = "00"
             else MULTI BUS (7 downto 0) when RF WR SEL = "01"
             else IN PORT
                                         when RF WR SEL = "11"
             else (others => '0');
    regFile : RegisterFile PORT MAP (RF DATA IN, RF OUT X, RF OUT Y,
Instruction (12 downto 8), Instruction (7 downto 3), RF OE, RF WE, CLK);
    MULTI BUS (7 downto 0) <= RF OUT X;
    ALU IN B <= RF OUT Y when REG IMMED SEL = '0'
           else Instruction (7 downto 0);
    aluMod : alu PORT MAP (RF OUT X, ALU IN B, C FLAG, ALU SEL, ALU OUT,
ALU OUT C, ALU OUT Z);
    cFlag : FlagReg PORT MAP (ALU OUT C, C LD, C SET, C CLR, CLK, C FLAG);
    zFlag : FlagReg PORT MAP (ALU OUT Z, Z LD, '0', '0', CLK, Z FLAG);
    PORT ID <= Instruction (7 downto 0);
    OUT PORT <= MULTI BUS (7 downto 0);
end Behavioral;
```

Constraints File:

```
## Clock signal
set property PACKAGE PIN W5 [get ports CLK]
    set property IOSTANDARD LVCMOS33 [get ports CLK]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports CLK]
### Switches
set property PACKAGE PIN V17 [get ports {SWITCHES[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[0]}]
set property PACKAGE PIN V16 [get ports {SWITCHES[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[1]}]
set property PACKAGE PIN W16 [get ports {SWITCHES[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[2]}]
set property PACKAGE PIN W17 [get ports {SWITCHES[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[3]}]
set property PACKAGE PIN W15 [get ports {SWITCHES[4]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[4]}]
set property PACKAGE PIN V15 [get ports {SWITCHES[5]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[5]}]
set property PACKAGE PIN W14 [get ports {SWITCHES[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[6]}]
set property PACKAGE PIN W13 [get ports {SWITCHES[7]}]
      set property IOSTANDARD LVCMOS33 [get ports {SWITCHES[7]}]
### LEDs
set property PACKAGE PIN U16 [get ports {LEDS[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[0]}]
set property PACKAGE PIN E19 [get ports {LEDS[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[1]}]
set property PACKAGE PIN U19 [get ports {LEDS[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[2]}]
set property PACKAGE PIN V19 [get ports {LEDS[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[3]}]
set property PACKAGE PIN W18 [get ports {LEDS[4]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[4]}]
set property PACKAGE PIN U15 [get ports {LEDS[5]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[5]}]
set property PACKAGE PIN U14 [get ports {LEDS[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[6]}]
set property PACKAGE PIN V14 [get ports {LEDS[7]}]
      set property IOSTANDARD LVCMOS33 [get ports {LEDS[7]}]
###Button
set property PACKAGE PIN U18 [get ports RST]
      set property IOSTANDARD LVCMOS33 [get ports RST]
```