

# Intel® 64 and IA-32 Architectures Software Developer's Manual

Volume 2D: Instruction Set Reference, W-Z

**NOTE**: The Intel® 64 and IA-32 Architectures Software Developer's Manual consists of ten volumes: Basic Architecture, Order Number 253665; Instruction Set Reference, A-L, Order Number 253666; Instruction Set Reference, W-U, Order Number 253667; Instruction Set Reference, V, Order Number 326018; Instruction Set Reference, W-Z, Order Number 334569; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019; System Programming Guide, Part 4, Order Number 332831; Model-Specific Registers, Order Number 335592. Refer to all ten volumes when evaluating your design needs.

Order Number: 334569-086US

December 2024

#### **Notices & Disclaimers**

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that a) you may publish an unmodified copy and b) code included in this document is licensed subject to the Zero-Clause BSD open source license (0BSD), https://opensource.org/licenses/0BSD. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

# 6.1 INSTRUCTIONS (W-Z)

Chapter 6 continues an alphabetical discussion of  $Intel^{@}$  64 and IA-32 instructions (W-Z). See also: Chapter 3, "Instruction Set Reference, A-L," in the  $Intel^{@}$  64 and IA-32 Architectures Software Developer's Manual, Volume 2A; Chapter 4, "Instruction Set Reference, M-U," in the  $Intel^{@}$  64 and IA-32 Architectures Software Developer's Manual, Volume 2B; and Chapter 5, "Instruction Set Reference, V," in the  $Intel^{@}$  64 and IA-32 Architectures Software Developer's Manual, Volume 2D.

## WAIT/FWAIT—Wait

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
9B	WAIT	ZO	Valid		Check pending unmasked floating-point exceptions.
9B	FWAIT	Z0	Valid		Check pending unmasked floating-point exceptions.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

#### **Description**

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction ensures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

CheckForPendingUnmaskedFloatingPointExceptions;

#### **FPU Flags Affected**

The C0, C1, C2, and C3 flags are undefined.

#### **Floating-Point Exceptions**

None.

#### **Protected Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#### WBINVD—Write Back and Invalidate Cache

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 09	WBINVD	ZO	Valid		Write back and flush Internal caches; initiate writing-back and flushing of external caches.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a special-function bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBINVD instruction can have an impact on logical processor interrupt/event response time. Additional information of WBINVD behavior in a cache hierarchy with hierarchical sharing topology can be found in Chapter 2 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 9 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction. This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### IA-32 Architecture Compatibility

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

## Operation

WriteBack(InternalCaches); Flush(InternalCaches); SignalWriteBack(ExternalCaches); SignalFlush(ExternalCaches); Continue; (\* Continue execution \*)

#### Intel C/C++ Compiler Intrinsic Equivalent

WBINVD void \_wbinvd(void);

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#UD If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) WBINVD cannot be executed at the virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#### WBNOINVD—Write Back and Do Not Invalidate Cache

Opcode / Instruction		64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 09	ZO	V/V	WBNOINVD	Write back and do not flush internal caches;
WBNOINVD				initiate writing-back without flushing of external caches.

## Instruction Operand Encoding

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A	N/A

## **Description**

The WBNOINVD instruction writes back all modified cache lines in the processor's internal cache to main memory but does not invalidate (flush) the internal caches.

After executing this instruction, the processor does not wait for the external caches to complete their write-back operation before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back signal. The amount of time or cycles for WBNOINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBNOINVD instruction can have an impact on logical processor interrupt/event response time.

The WBNOINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 9 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

WriteBack(InternalCaches);
Continue; (\* Continue execution \*)

### Intel C/C++ Compiler Intrinsic Equivalent

WBNOINVD void \_wbnoinvd(void);

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

**#UD** If the LOCK prefix is used.

#### Real-Address Mode Exceptions

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) WBNOINVD cannot be executed at the virtual-8086 mode.

## **Compatibility Mode Exceptions**

# **64-Bit Mode Exceptions**

# WRFSBASE/WRGSBASE—Write FS/GS Segment Base

Opcode/ Instruction	Op/ En	64/32- bit Mode	CPUID Fea- ture Flag	Description
F3 OF AE /2 WRFSBASE r32	М	V/I	FSGSBASE	Load the FS base address with the 32-bit value in the source register.
F3 REX.W OF AE /2 WRFSBASE r64	М	V/I	FSGSBASE	Load the FS base address with the 64-bit value in the source register.
F3 OF AE /3 WRGSBASE r32	М	V/I	FSGSBASE	Load the GS base address with the 32-bit value in the source register.
F3 REX.W OF AE /3 WRGSBASE r64	М	V/I	FSGSBASE	Load the GS base address with the 64-bit value in the source register.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	N/A	N/A	N/A

## **Description**

Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.

The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared.

This instruction is supported only in 64-bit mode.

## Operation

FS/GS segment base address := SRC;

## Flags Affected

None.

## C/C++ Compiler Intrinsic Equivalent

WRFSBASE void \_writefsbase\_u32( unsigned int );
WRFSBASE \_writefsbase\_u64( unsigned \_\_int64 );
WRGSBASE void \_writegsbase\_u32( unsigned int );
WRGSBASE \_writegsbase\_u64( unsigned \_\_int64 );

## **Protected Mode Exceptions**

#UD The WRFSBASE and WRGSBASE instructions are not recognized in protected mode.

#### **Real-Address Mode Exceptions**

#UD The WRFSBASE and WRGSBASE instructions are not recognized in real-address mode.

## Virtual-8086 Mode Exceptions

#UD The WRFSBASE and WRGSBASE instructions are not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

#UD The WRFSBASE and WRGSBASE instructions are not recognized in compatibility mode.

# **64-Bit Mode Exceptions**

#UD If the LOCK prefix is used.

If CR4.FSGSBASE[bit 16] = 0.

If CPUID.07H.0H:EBX.FSGSBASE[bit 0] = 0

#GP(0) If the source register contains a non-canonical address.

## WRMSR—Write to Model Specific Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 30	WRMSR	ZO	Valid		Write the value in EDX:EAX to MSR specified by ECX.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see Section 5.10.2, "Translation Lookaside Buffers (TLBs)" of the Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Chapter 2, "Model-Specific Registers (MSRs)," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 4, lists all MSRs that can be written with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 9 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). Note that WRMSR to the IA32\_TSC\_DEADLINE MSR (MSR index 6E0H) and the X2APIC MSRs (MSR indices 802H to 83FH) are not serializing.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

#### IA-32 Architecture Compatibility

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

#### Operation

MSR[ECX] := EDX:EAX;

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If the value in ECX specifies a reserved or unimplemented MSR address.

If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.

If the source register contains a non-canonical address and ECX specifies one of the following MSRs: IA32\_DS\_AREA, IA32\_FS\_BASE, IA32\_GS\_BASE, IA32\_KERNEL\_GS\_BASE, IA32\_L-

STAR, IA32\_SYSENTER\_EIP, IA32\_SYSENTER\_ESP.

#UD If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If the value in ECX specifies a reserved or unimplemented MSR address.

If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.

If the source register contains a non-canonical address and ECX specifies one of the following MSRs: IA32\_DS\_AREA, IA32\_FS\_BASE, IA32\_GS\_BASE, IA32\_KERNEL\_GS\_BASE, IA32\_L-

STAR, IA32 SYSENTER EIP, IA32 SYSENTER ESP.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

## WRMSRLIST—Write List of Model Specific Registers

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 01 C6	Z0	V/N.E.	MSRLIST	Write requested list of MSRs with the values
WRMSRLIST				specified in memory.

### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

This instruction writes a software-provided list of up to 64 MSRs with values loaded from memory.

WRMSRLIST takes three implied input operands:

- RSI: Linear address of a table of MSR addresses (8 bytes per address)<sup>1</sup>.
- RDI: Linear address of a table from which MSR data is loaded (8 bytes per MSR).
- RCX: 64-bit bitmask of valid bits for the MSRs. Bit 0 is the valid bit for entry 0 in each table, etc.

For each RCX bit [n] from 0 to 63, if RCX[n] is 1, WRMSRLIST will write the MSR specified at entry [n] in the RSI-based table with the value read from memory at the entry [n] in the RDI-based table.

This implies a maximum of 64 MSRs that can be processed by this instruction. The processor will clear RCX[n] after it finishes handling that MSR. Similar to repeated string operations, WRMSRLIST supports partial completion for interrupts, exceptions, and traps. In these situations, the RIP register saved will point to the MSRLIST instruction while the RCX register will have cleared bits corresponding to all completed iterations.

This instruction must be executed at privilege level 0; otherwise, a general protection exception #GP(0) is generated. This instruction performs MSR-specific checks in the same manner as WRMSR.

Like WRMSRNS (and unlike WRMSR), WRMSRLIST is not defined as a serializing instruction (see "Serializing Instructions" in Chapter 10 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). This means that software should not rely on WRMSRLIST to drain all buffered writes to memory before the next instruction is fetched and executed. For implementation reasons, some processors may serialize when writing certain MSRs, even though that is not guaranteed.

Like WRMSR and WRMSRNS, WRMSRLIST ensures that all operations before WRMSRLIST do not use any new MSR value and that all operations after WRMSRLIST do use the new values. An exception to this rule is certain store related performance-monitor events that only count stores when they are drained to memory. Since WRMSRLIST is not a serializing instruction, if software uses WRMSRLIST to change the controls for such performance-monitor events, stores issued before WRMSRLIST may be counted based on the controls established by WRMSRLIST. Software can insert the SERIALIZE instruction before the WRMSRLIST if so desired.

Those MSRs that cause a TLB invalidation when they are written via WRMSR (e.g., MTRRs) will also cause the same TLB invalidation when written by WRMSRLIST.

In places where WRMSR is being used as a proxy for a serializing instruction, a different serializing instruction can be used (e.g., SERIALIZE).

WRMSRLIST writes MSRs in order, which means the processor will ensure that an MSR in iteration "n" will be written only after previous iterations ("n-1"). If the older MSR writes had a side effect that affects the behavior of the next MSR, the processor will ensure that side effect is honored.

The processor is allowed (but not required) to "load ahead" in the list. The following are examples of things the processor may do:

Use an old memory type or TLB entry for loads or stores to memory containing the tables despite an MSR written by a previous iteration changing MTRR or invalidating TLBs.

<sup>1.</sup> Since MSR addresses are only 32-bits wide, bits 63:32 of each MSR address table entry is reserved.

• Cause a page fault for access to a table entry after the n<sup>th</sup>, despite the processor having written only n MSRs.<sup>1</sup>

## Operation

DO WHILE RCX != 0

MSR\_index := position of least significant bit set in RCX;

Load MSR\_address\_table\_entry from 8 bytes at the linear address RSI + (MSR\_index \* 8);

IF MSR\_address\_table\_entry[63:32] != 0 THEN #GP(0); FI;

MSR\_address := MSR\_address\_table\_entry[31:0];

Load MSR\_data from 8 bytes at the linear address RDI + (MSR\_index \* 8);

IF WRMSR of MSR\_data to the MSR with address MSR\_address would #GP THEN #GP(0); FI;

Load the MSR with address MSR\_address with MSR\_data;

RCX[MSR\_index] := 0;

Allow delivery of any pending interrupts or traps;

OD:

## **Flags Affected**

None.

#### **Protected Mode Exceptions**

#UD The WRMSRLIST instruction is not recognized in protected mode.

## **Real-Address Mode Exceptions**

#UD The WRMSRLIST instruction is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The WRMSRLIST instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

**#UD** The WRMSRLIST instruction is not recognized in compatibility mode.

## **64-Bit Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If RSI [2:0]  $\neq$  0, RDI [2:0]  $\neq$  0, or bits 63:32 of an MSR-address table entry are not all zero. If an execution of WRMSR to a specified MSR with a specified value would generate a general-

protection exception (#GP(0)).

**#UD** If the LOCK prefix is used.

If CPUID.(EAX=07H, ECX=01H):EAX.MSRLIST[bit 27] = 0.

<sup>1.</sup> For example, the processor may take a page fault due to a linear address for the 10th entry in the MSR address table despite only having completed the MSR writes up to entry 5.

## WRMSRNS—Non-Serializing Write to Model Specific Register

Opcode/ Instruction	Op/ En	64/32 Bit Mode Support	CPUID Feature Flag	Description
NP 0F 01 C6	ZO	V/V	WRMSRNS	Write the value in EDX:EAX to MSR specified by
WRMSRNS				ECX.

### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

WRMSRNS is an instruction that behaves like WRMSR except that it is not a serializing instruction by default. It can be executed only at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated.

The instruction writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. The contents of the EDX register are copied to the high-order 32 bits of the selected MSR and the contents of the EAX register are copied to the low-order 32 bits of the MSR. The high-order 32 bits of RAX, RCX, and RDX are ignored.

Unlike WRMSR, WRMSRNS is not defined as a serializing instruction (see "Serializing Instructions" in Chapter 10 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). This means that software should not rely on it to drain all buffered writes to memory before the next instruction is fetched and executed. For implementation reasons, some processors may serialize when writing certain MSRs, even though that is not guaranteed.

Like WRMSR, WRMSRNS will ensure that all operations before it do not use the new MSR value and that all operations after the WRMSRNS do use the new value. An exception to this rule is certain store related performancemonitor events that only count stores when they are drained to memory. Since WRMSRNS is not a serializing instruction, if software uses WRMSRNS to change the controls for such performance-monitor events, stores issued before WRMSRMS may be counted based on the controls established by WRMSRNS. Software can insert the SERIALIZE instruction before the WRMSRNS if so desired.

Those MSRs that cause a TLB invalidation when they are written via WRMSR (e.g., MTRRs) will also cause the same TLB invalidation when written by WRMSRNS.

In order to improve performance, software may replace WRMSR with WRMSRNS. In places where WRMSR is being used as a proxy for a serializing instruction, a different serializing instruction can be used (e.g., SERIALIZE).

## Operation

MSR[ECX] := EDX:EAX;

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If the specified MSR address is reserved or unimplemented MSR. If the source data sets bits that are reserved in the specified MSR.

If the source data contains a non-canonical address and the specified MSR is one of the

following: IA32\_BNDCFGS, IA32\_DS\_AREA, IA32\_FS\_BASE, IA32\_GS\_BASE, IA32\_INTERRUPT\_SSP\_TABLE\_ADDR, IA32\_KERNEL\_GS\_BASE, IA32\_LSTAR,

IA32\_PL0\_SSP, IA32\_PL1\_SSP, IA32\_PL2\_SSP, IA32\_PL3\_SSP, IA32\_RTIT\_ADDR0\_A, IA32\_RTIT\_ADDR0\_B, IA32\_RTIT\_ADDR1\_A, IA32\_RTIT\_ADDR1\_B, IA32\_RTIT\_ADDR2\_A,

IA32\_RTIT\_ADDR2\_B, IA32\_RTIT\_ADDR3\_A, IA32\_RTIT\_ADDR3\_B, IA32\_S\_CET, IA32\_SYSENTER\_EIP, IA32\_SYSENTER\_ESP, IA32\_UINTR\_HANDLER, IA32\_UINTR\_PD,

IA32\_UINTR\_STACKADJUST, IA32\_U\_CET, and IA32\_UINTR\_TT.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP(0) If the specified MSR address is reserved or unimplemented MSR.

If the source data sets bits that are reserved in the specified MSR.

If the source data contains a non-canonical address and the specified MSR is one of the

following: IA32\_BNDCFGS, IA32\_DS\_AREA, IA32\_FS\_BASE, IA32\_GS\_BASE, IA32\_INTERRUPT\_SSP\_TABLE\_ADDR, IA32\_KERNEL\_GS\_BASE, IA32\_LSTAR,

IA32\_PL0\_SSP, IA32\_PL1\_SSP, IA32\_PL2\_SSP, IA32\_PL3\_SSP, IA32\_RTIT\_ADDR0\_A, IA32\_RTIT\_ADDR0\_B, IA32\_RTIT\_ADDR1\_A, IA32\_RTIT\_ADDR1\_B, IA32\_RTIT\_ADDR2\_A,

IA32\_RTIT\_ADDR2\_B, IA32\_RTIT\_ADDR3\_A, IA32\_RTIT\_ADDR3\_B, IA32\_S\_CET, IA32\_SYSENTER\_EIP, IA32\_SYSENTER\_ESP, IA32\_UINTR\_HANDLER, IA32\_UINTR\_PD,

IA32\_UINTR\_STACKADJUST, IA32\_U\_CET, and IA32\_UINTR\_TT.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) The WRMSRNS instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If the specified MSR address is reserved or unimplemented MSR. If the source data sets bits that are reserved in the specified MSR.

If the source data sets bits that are reserved in the specified MSK.

If the source data contains a non-canonical address and the specified MSR is one of the

following: IA32\_BNDCFGS, IA32\_DS\_AREA, IA32\_FS\_BASE, IA32\_GS\_BASE, IA32\_INTERRUPT\_SSP\_TABLE\_ADDR, IA32\_KERNEL\_GS\_BASE, IA32\_LSTAR,

IA32\_PL0\_SSP, IA32\_PL1\_SSP, IA32\_PL2\_SSP, IA32\_PL3\_SSP, IA32\_RTIT\_ADDR0\_A, IA32\_RTIT\_ADDR0\_B, IA32\_RTIT\_ADDR1\_A, IA32\_RTIT\_ADDR1\_B, IA32\_RTIT\_ADDR2\_A,

IA32\_RTIT\_ADDR2\_B, IA32\_RTIT\_ADDR3\_A, IA32\_RTIT\_ADDR3\_B, IA32\_S\_CET, IA32\_SYSENTER\_EIP, IA32\_SYSENTER\_ESP, IA32\_UINTR\_HANDLER, IA32\_UINTR\_PD,

IA32\_UINTR\_STACKADJUST, IA32\_U\_CET, and IA32\_UINTR\_TT.

#UD If the LOCK prefix is used.

## WRPKRU—Write Data to User Page Key Register

Opcode/ Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
NP 0F 01 EF	Z0	V/V	OSPKE	Writes EAX into PKRU.
WRPKRU				

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Writes the value of EAX into PKRU. ECX and EDX must be 0 when WRPKRU is executed; otherwise, a general-protection exception (#GP) occurs.

WRPKRU can be executed only if CR4.PKE = 1; otherwise, an invalid-opcode exception (#UD) occurs. Software can discover the value of CR4.PKE by examining CPUID.(EAX=07H,ECX=0H):ECX.OSPKE [bit 4].

On processors that support the Intel 64 Architecture, the high-order 32-bits of RCX, RDX, and RAX are ignored.

WRPKRU will never execute speculatively. Memory accesses affected by PKRU register will not execute (even speculatively) until all prior executions of WRPKRU have completed execution and updated the PKRU register.

## Operation

```
IF (ECX = 0 AND EDX = 0)
THEN PKRU := EAX;
ELSE #GP(0);
FI:
```

## Flags Affected

None.

## C/C++ Compiler Intrinsic Equivalent

WRPKRU void \_wrpkru(uint32\_t);

#### **Protected Mode Exceptions**

#GP(0) If  $ECX \neq 0$ .

If EDX  $\neq$  0.

**#UD** If the LOCK prefix is used.

If CR4.PKE = 0.

#### **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

# **64-Bit Mode Exceptions**

## WRSSD/WRSSQ—Write to Shadow Stack

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 F6 !(11):rrr:bbb WRSSD m32, r32	MR	V/V	CET_SS	Write 4 bytes to shadow stack.
REX.W 0F 38 F6 !(11):rrr:bbb WRSSQ m64, r64	MR	V/N.E.	CET_SS	Write 8 bytes to shadow stack.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:гед (г)	N/A	N/A

## **Description**

Writes bytes in register source to the shadow stack.

## Operation

```
IF CPL = 3
   IF (CR4.CET & IA32_U_CET.SH_STK_EN) = 0
       THEN #UD; FI;
   IF (IA32_U_CET.WR_SHSTK_EN) = 0
       THEN #UD; FI;
ELSE
   IF (CR4.CET & IA32_S_CET.SH_STK_EN) = 0
       THEN #UD; FI;
   IF (IA32_S_CET.WR_SHSTK_EN) = 0
       THEN #UD; FI;
DEST_LA = Linear_Address(mem operand)
IF (operand size is 64 bit)
   THEN
       (* Destination not 8B aligned *)
       IF DEST_LA[2:0]
            THEN GP(0); FI;
       Shadow_stack_store 8 bytes of SRC to DEST_LA;
       (* Destination not 4B aligned *)
       IF DEST_LA[1:0]
            THEN GP(0); FI;
       Shadow_stack_store 4 bytes of SRC[31:0] to DEST_LA;
FI;
```

## **Flags Affected**

None.

## C/C++ Compiler Intrinsic Equivalent

```
WRSSD void _wrssd(__int32, void *);
WRSSQ void _wrssq(__int64, void *);
```

## **Protected Mode Exceptions**

#UD If the LOCK prefix is used.

If CR4.CET = 0.

If CPL = 3 and IA32\_U\_CET.SH\_STK\_EN = 0. If CPL < 3 and IA32\_S\_CET.SH\_STK\_EN = 0. If CPL = 3 and IA32\_U\_CET.WR\_SHSTK\_EN = 0. If CPL < 3 and IA32\_S\_CET.WR\_SHSTK\_EN = 0.

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If destination is located in a non-writeable segment.

If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment

selector.

If linear address of destination is not 4 byte aligned.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs if destination is not a user shadow stack when CPL3 and not a supervisor

shadow stack when CPL < 3.

Other terminal and non-terminal faults.

## **Real-Address Mode Exceptions**

**#UD** The WRSS instruction is not recognized in real-address mode.

## Virtual-8086 Mode Exceptions

#UD The WRSS instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CR4.CET = 0.

If CPL = 3 and IA32\_U\_CET.SH\_STK\_EN = 0. If CPL < 3 and IA32\_S\_CET.SH\_STK\_EN = 0. If CPL = 3 and IA32\_U\_CET.WR\_SHSTK\_EN = 0. If CPL < 3 and IA32\_S\_CET.WR\_SHSTK\_EN = 0.

#PF(fault-code) If a page fault occurs if destination is not a user shadow stack when CPL3 and not a supervisor

shadow stack when CPL < 3.

Other terminal and non-terminal faults.

#### **64-Bit Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CR4.CET = 0.

If CPL = 3 and IA32\_U\_CET.SH\_STK\_EN = 0.

If CPL < 3 and IA32\_S\_CET.SH\_STK\_EN = 0.

If CPL = 3 and IA32\_U\_CET.WR\_SHSTK\_EN = 0.

If CPL < 3 and IA32\_S\_CET.WR\_SHSTK\_EN = 0.

If a memory address is in a non-caponical form

#GP(0) If a memory address is in a non-canonical form.

If linear address of destination is not 4 byte aligned.

#PF(fault-code) If a page fault occurs if destination is not a user shadow stack when CPL3 and not a supervisor

shadow stack when CPL < 3.

Other terminal and non-terminal faults.

# WRUSSD/WRUSSQ—Write to User Shadow Stack

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 F5 !(11):rrr:bbb WRUSSD m32, r32	MR	V/V	CET_SS	Write 4 bytes to shadow stack.
66 REX.W 0F 38 F5 !(11):rrr:bbb WRUSSQ m64, r64	MR	V/N.E.	CET_SS	Write 8 bytes to shadow stack.

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (г)	N/A	N/A

## **Description**

Writes bytes in register source to a user shadow stack page. The WRUSS instruction can be executed only if CPL = 0, however the processor treats its shadow-stack accesses as user accesses.

## **Operation**

```
IF CR4.CET = 0
   THEN #UD; FI;
IF CPL > 0
   THEN #GP(0); FI;
DEST_LA = Linear_Address(mem operand)
IF (operand size is 64 bit)
   THEN
        (* Destination not 8B aligned *)
        IF DEST_LA[2:0]
            THEN GP(0); FI;
        Shadow_stack_store 8 bytes of SRC to DEST_LA as user-mode access;
   ELSE
        (* Destination not 4B aligned *)
        IF DEST_LA[1:0]
            THEN GP(0); FI;
        Shadow_stack_store 4 bytes of SRC[31:0] to DEST_LA as user-mode access;
FI;
```

## **Flags Affected**

None.

#### C/C++ Compiler Intrinsic Equivalent

```
WRUSSD void _wrussd(__int32, void *);
WRUSSQ void _wrussq(__int64, void *);
```

## **Protected Mode Exceptions**

#UD If the LOCK prefix is used.

If CR4.CET = 0.

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If destination is located in a non-writeable segment.

If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment

selector.

If linear address of destination is not 4 byte aligned.

If CPL is not 0.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If destination is not a user shadow stack.

Other terminal and non-terminal faults.

## **Real-Address Mode Exceptions**

#UD The WRUSS instruction is not recognized in real-address mode.

## Virtual-8086 Mode Exceptions

#UD The WRUSS instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

#UD If the LOCK prefix is used.

If CR4.CET = 0.

#GP(0) If a memory address is in a non-canonical form.

If linear address of destination is not 4 byte aligned.

If CPL is not 0.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If destination is not a user shadow stack.

Other terminal and non-terminal faults.

## **64-Bit Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CR4.CET = 0.

#GP(0) If a memory address is in a non-canonical form.

If linear address of destination is not 4 byte aligned.

If CPL is not 0.

#PF(fault-code) If destination is not a user shadow stack.

Other terminal and non-terminal faults.

## **XABORT—Transactional Abort**

Opcode/Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
C6 F8 ib XABORT imm8	Α	V/V	RTM	Causes an RTM abort if in RTM execution.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand2	Operand3	Operand4
A	imm8	N/A	N/A	N/A

## **Description**

XABORT forces an RTM abort. Following an RTM abort, the logical processor resumes execution at the fallback address computed through the outermost XBEGIN instruction. The EAX register is updated to reflect an XABORT instruction caused the abort, and the imm8 argument will be provided in bits 31:24 of EAX.

## Operation

```
XABORT
IF RTM_ACTIVE = 0
   THEN
       Treat as NOP;
   ELSE
       GOTO RTM_ABORT_PROCESSING;
FI:
(* For any RTM abort condition encountered during RTM execution *)
RTM ABORT PROCESSING:
   Restore architectural register state;
   Discard memory updates performed in transaction;
   Update EAX with status and XABORT argument;
   RTM_NEST_COUNT:= 0;
   RTM_ACTIVE:= 0;
   SUSLDTRK_ACTIVE := 0;
   IF 64-bit Mode
       THEN
           RIP:= fallbackRIP;
       ELSE
           EIP := fallbackEIP:
   FI;
END
```

## Flags Affected

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XABORT void \_xabort( unsigned int);

## **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

#UD

CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0. If LOCK prefix is used.

## XACOUIRE/XRELEASE—Hardware Lock Elision Prefix Hints

Opcode/Instruction	64/32bit Mode Support	CPUID Feature Flag	Description
F2 XACQUIRE	V/V	HLE <sup>1</sup>	A hint used with an "XACQUIRE-enabled" instruction to start lock elision on the instruction memory operand address.
F3 XRELEASE	V/V	HLE	A hint used with an "XRELEASE-enabled" instruction to end lock elision on the instruction memory operand address.

#### NOTES:

1. Software is not required to check the HLE feature flag to use XACQUIRE or XRELEASE, as they are treated as regular prefix if HLE feature flag reports 0.

## **Description**

The XACQUIRE prefix is a hint to start lock elision on the memory address specified by the instruction and the XRELEASE prefix is a hint to end lock elision on the memory address specified by the instruction.

The XACQUIRE prefix hint can only be used with the following instructions (these instructions are also referred to as XACQUIRE-enabled when used with the XACQUIRE prefix):

- Instructions with an explicit LOCK prefix (F0H) prepended to forms of the instruction where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG.
- The XCHG instruction either with or without the presence of the LOCK prefix.

The XRELEASE prefix hint can only be used with the following instructions (also referred to as XRELEASE-enabled when used with the XRELEASE prefix):

- Instructions with an explicit LOCK prefix (F0H) prepended to forms of the instruction where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG.
- The XCHG instruction either with or without the presence of the LOCK prefix.
- The "MOV mem, reg" (Opcode 88H/89H) and "MOV mem, imm" (Opcode C6H/C7H) instructions. In these cases, the XRELEASE is recognized without the presence of the LOCK prefix.

The lock variables must satisfy the guidelines described in Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1, Section 16.3.3, for elision to be successful, otherwise an HLE abort may be signaled.

If an encoded byte sequence that meets XACQUIRE/XRELEASE requirements includes both prefixes, then the HLE semantic is determined by the prefix byte that is placed closest to the instruction opcode. For example, an F3F2C6 will not be treated as a XRELEASE-enabled instruction since the F2H (XACQUIRE) is closest to the instruction opcode C6. Similarly, an F2F3F0 prefixed instruction will be treated as a XRELEASE-enabled instruction since F3H (XRELEASE) is closest to the instruction opcode.

#### Intel 64 and IA-32 Compatibility

The effect of the XACQUIRE/XRELEASE prefix hint is the same in non-64-bit modes and in 64-bit mode.

For instructions that do not support the XACQUIRE hint, the presence of the F2H prefix behaves the same way as prior hardware, according to

- REPNE/REPNZ semantics for string instructions,
- Serve as SIMD prefix for legacy SIMD instructions operating on XMM register
- Cause #UD if prepending the VEX prefix.
- Undefined for non-string instructions or other situations.

For instructions that do not support the XRELEASE hint, the presence of the F3H prefix behaves the same way as in prior hardware, according to

- REP/REPE/REPZ semantics for string instructions,
- Serve as SIMD prefix for legacy SIMD instructions operating on XMM register
- Cause #UD if prepending the VEX prefix.
- Undefined for non-string instructions or other situations.

# Operation XACQUIRE

IF XACQUIRE-enabled instruction

```
THEN

IF (HLE_NEST_COUNT < MAX_HLE_NEST_COUNT) THEN

HLE_NEST_COUNT++

IF (HLE_NEST_COUNT = 1) THEN

HLE_ACTIVE := 1

IF 64-bit mode

THEN

restartRIP := instruction pointer of the XACQUIRE-enabled instruction

ELSE

restartEIP := instruction pointer of the XACQUIRE-enabled instruction

FI;

Enter HLE Execution (* record register state, start tracking memory state *)

FI; (* HLE_NEST_COUNT = 1*)

IF ElisionBufferAvailable

THEN
```

Perform lock acquire operation transactionally but without elision

Record address and data for forwarding and commit checking

FI;
ELSE (\* HLE\_NEST\_COUNT = MAX\_HLE\_NEST\_COUNT\*)
GOTO HLE\_ABORT\_PROCESSING
FI:

Allocate elision buffer

Perform elision

**ELSE** 

Treat instruction as non-XACQUIRE F2H prefixed legacy instruction

FI;

FI SF

```
XRELEASE
IF XRELEASE-enabled instruction
   THEN
       IF (HLE_NEST_COUNT > 0)
            THEN
                HLE_NEST_COUNT--
                IF lock address matches in elision buffer THEN
                     IF lock satisfies address and value requirements THEN
                         Deallocate elision buffer
                     ELSE
                         GOTO HLE_ABORT_PROCESSING
                     FI;
                FI;
                IF (HLE_NEST_COUNT = 0)
                     THEN
                         IF NoAllocatedElisionBuffer
                              THEN
                                  Try to commit transactional execution
                                  IF fail to commit transactional execution
                                       THEN
                                           GOTO HLE_ABORT_PROCESSING;
                                       ELSE (* commit success *)
                                           HLE ACTIVE := 0
                                  FI;
                              ELSE
                                  GOTO HLE_ABORT_PROCESSING
                         FI;
                FI:
       FI; (* HLE_NEST_COUNT > 0 *)
   ELSE
        Treat instruction as non-XRELEASE F3H prefixed legacy instruction
FI;
(* For any HLE abort condition encountered during HLE execution *)
HLE ABORT PROCESSING:
   HLE_ACTIVE := 0
   HLE_NEST_COUNT := 0
   Restore architectural register state
   Discard memory updates performed in transaction
   Free any allocated lock elision buffers
   IF 64-bit mode
        THEN
            RIP := restartRIP
        ELSE
            EIP := restartEIP
   Execute and retire instruction at RIP (or EIP) and ignore any HLE hint
END
```

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

#GP(0)

If the use of prefix causes instruction length to exceed 15 bytes.

## XADD—Exchange and Add

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F C0 /r	XADD r/m8, r8	MR	Valid	Valid	Exchange r8 and r/m8; load sum into r/m8.
REX + OF CO /r	XADD r/m8*, r8*	MR	Valid	N.E.	Exchange r8 and r/m8; load sum into r/m8.
OF C1 /r	XADD r/m16, r16	MR	Valid	Valid	Exchange r16 and r/m16; load sum into r/m16.
0F C1 /r	XADD r/m32, r32	MR	Valid	Valid	Exchange r32 and r/m32; load sum into r/m32.
REX.W + 0F C1 /r	XADD r/m64, r64	MR	Valid	N.E.	Exchange r64 and r/m64; load sum into r/m64.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (r, w)	ModRM:reg (r, w)	N/A	N/A

## **Description**

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

#### IA-32 Architecture Compatibility

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

## Operation

TEMP := SRC + DEST; SRC := DEST; DEST := TEMP;

#### Flags Affected

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory operand.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

#UD If the LOCK prefix is used but the destination is not a memory operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory operand.

## XBEGIN—Transactional Begin

Opcode/Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
C7 F8 XBEGIN rel16	А	V/V	RTM	Specifies the start of an RTM region. Provides a 16-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.
C7 F8 XBEGIN rel32	А	V/V	RTM	Specifies the start of an RTM region. Provides a 32-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand2	Operand3	Operand4
Α	Offset	N/A	N/A	N/A

## **Description**

The XBEGIN instruction specifies the start of an RTM code region. If the logical processor was not already in transactional execution, then the XBEGIN instruction causes the logical processor to transition into transactional execution. The XBEGIN instruction that transitions the logical processor into transactional execution is referred to as the outermost XBEGIN instruction. The instruction also specifies a relative offset to compute the address of the fallback code path following a transactional abort. (Use of the 16-bit operand size does not cause this address to be truncated to 16 bits, unlike a near jump to a relative offset.)

On an RTM abort, the logical processor discards all architectural register and memory updates performed during the RTM execution and restores architectural state to that corresponding to the outermost XBEGIN instruction. The fallback address following an abort is computed from the outermost XBEGIN instruction.

Execution of XBEGIN while in a suspend read address tracking region causes a transactional abort.

## Operation

### **XBEGIN**

```
IF RTM_NEST_COUNT < MAX_RTM_NEST_COUNT AND SUSLDTRK_ACTIVE = 0
   THEN
        RTM NEST COUNT++
        IF RTM NEST COUNT = 1 THEN
            IF 64-bit Mode
                THEN
                     IF OperandSize = 16
                         THEN fallbackRIP := RIP + SignExtend64(rel16);
                         ELSE fallbackRIP := RIP + SignExtend64(rel32);
                     FI:
                     IF fallbackRIP is not canonical
                         THEN #GP(0);
                     FI;
                ELSE
                     IF OperandSize = 16
                         THEN fallbackEIP := EIP + SignExtend32(rel16);
                         ELSE fallbackEIP := EIP + rel32;
                     FI;
                     IF fallbackEIP outside code segment limit
                         THEN #GP(0);
                     FI;
            FI;
```

```
RTM ACTIVE := 1
            Enter RTM Execution (* record register state, start tracking memory state*)
       FI; (* RTM NEST COUNT = 1 *)
   ELSE (* RTM NEST COUNT = MAX RTM NEST COUNT OR SUSLDTRK ACTIVE = 1 *)
       GOTO RTM_ABORT_PROCESSING
FI;
(* For any RTM abort condition encountered during RTM execution *)
RTM ABORT PROCESSING:
   Restore architectural register state
   Discard memory updates performed in transaction
   Update EAX with status
   RTM NEST COUNT := 0
   RTM_ACTIVE := 0
   SUSLDTRK ACTIVE := 0
   IF 64-bit mode
       THEN
           RIP := fallbackRIP
       ELSE
            EIP := fallbackEIP
   FI;
END
```

#### Flags Affected

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XBEGIN unsigned int xbegin(void);

## **SIMD Floating-Point Exceptions**

None.

## **Protected Mode Exceptions**

#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0.

If LOCK prefix is used.

#GP(0) If the fallback address is outside the CS segment.

#### **Real-Address Mode Exceptions**

#GP(0) If the fallback address is outside the address space 0000H and FFFFH.

#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0.

If LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If the fallback address is outside the address space 0000H and FFFFH.

#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0.

If LOCK prefix is used.

## **Compatibility Mode Exceptions**

# **64-bit Mode Exceptions**

#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0.

If LOCK prefix is used.

#GP(0) If the fallback address is non-canonical.

## XCHG—Exchange Register/Memory With Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
90+rw	XCHG AX, r16	0	Valid	Valid	Exchange r16 with AX.
90+rw	XCHG r16, AX	0	Valid	Valid	Exchange AX with r16.
90+rd	XCHG EAX, r32	0	Valid	Valid	Exchange r32 with EAX.
REX.W + 90+rd	XCHG RAX, r64	0	Valid	N.E.	Exchange r64 with RAX.
90+rd	XCHG r32, EAX	0	Valid	Valid	Exchange EAX with r32.
REX.W + 90+rd	XCHG r64, RAX	0	Valid	N.E.	Exchange RAX with r64.
86 /r	XCHG r/m8, r8	MR	Valid	Valid	Exchange r8 (byte register) with byte from r/m8.
REX + 86 /r	XCHG r/m8*, r8*	MR	Valid	N.E.	Exchange r8 (byte register) with byte from r/m8.
86 /r	XCHG r8, r/m8	RM	Valid	Valid	Exchange byte from r/m8 with r8 (byte register).
REX + 86 /r	XCHG r8*, r/m8*	RM	Valid	N.E.	Exchange byte from r/m8 with r8 (byte register).
87 /r	XCHG r/m16, r16	MR	Valid	Valid	Exchange r16 with word from r/m16.
87 /г	XCHG r16, r/m16	RM	Valid	Valid	Exchange word from r/m16 with r16.
87 /r	XCHG r/m32, r32	MR	Valid	Valid	Exchange r32 with doubleword from r/m32.
REX.W + 87 /r	XCHG r/m64, r64	MR	Valid	N.E.	Exchange r64 with quadword from r/m64.
87 /г	XCHG r32, r/m32	RM	Valid	Valid	Exchange doubleword from r/m32 with r32.
REX.W + 87 /r	XCHG r64, r/m64	RM	Valid	N.E.	Exchange quadword from r/m64 with r64.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 4	
O AX/EAX/RAX (r, w)		opcode + rd (r, w)	N/A	N/A
0	opcode + rd (r, w)	AX/EAX/RAX (r, w)	N/A	N/A
MR	ModRM:r/m (r, w)	ModRM:reg (г)	N/A	N/A
RM	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A

## **Description**

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)

This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 9 of the Intel $^{\textcircled{R}}$  64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information on bus locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### **NOTE**

XCHG (E)AX, (E)AX (encoded instruction byte is 90H) is an alias for NOP regardless of data size prefixes, including REX.W.

## Operation

TEMP := DEST; DEST := SRC; SRC := TEMP;

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If either operand is in a non-writable segment.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.
#UD If the LOCK prefix is used but the destination is not a memory operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

## XEND—Transactional End

Opcode/Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
NP OF 01 D5 XEND	Α	V/V	RTM	Specifies the end of an RTM code region.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand2	Operand3	Operand4
Α	N/A	N/A	N/A	N/A

## **Description**

The instruction marks the end of an RTM code region. If this corresponds to the outermost scope (that is, including this XEND instruction, the number of XBEGIN instructions is the same as number of XEND instructions), the logical processor will attempt to commit the logical processor state atomically. If the commit fails, the logical processor will rollback all architectural register and memory updates performed during the RTM execution. The logical processor will resume execution at the fallback address computed from the outermost XBEGIN instruction. The EAX register is updated to reflect RTM abort information.

Execution of XEND outside a transactional region causes a general-protection exception (#GP). Execution of XEND while in a suspend read address tracking region causes a transactional abort.

#### Operation

```
XEND
IF (RTM_ACTIVE = 0) THEN
   SIGNAL #GP
ELSE
   IF SUSLDTRK ACTIVE = 1
       THEN GOTO RTM_ABORT_PROCESSING;
   FI:
   RTM_NEST_COUNT--
   IF (RTM_NEST_COUNT = 0) THEN
       Try to commit transaction
       IF fail to commit transactional execution
           THEN
                GOTO RTM_ABORT_PROCESSING;
           ELSE (* commit success *)
                RTM_ACTIVE := 0
       FI:
   FI:
FI:
(* For any RTM abort condition encountered during RTM execution *)
RTM_ABORT_PROCESSING:
   Restore architectural register state
   Discard memory updates performed in transaction
   Update EAX with status
   RTM_NEST_COUNT := 0
   RTM_ACTIVE := 0
   SUSLDTRK ACTIVE := 0
   IF 64-bit Mode
       THEN
```

```
RIP := fallbackRIP
ELSE
EIP := fallbackEIP
FI;
END
```

# Flags Affected

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XEND void \_xend( void );

## **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0.

If LOCK prefix is used.

#GP(0) If RTM\_ACTIVE = 0.

## XGETBV—Get Value of Extended Control Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
NP 0F 01 D0	XGETBV	ZO	Valid	Valid	Reads an XCR specified by ECX into EDX:EAX.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Reads the contents of the extended control register (XCR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the XCR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the XCR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

XCR0 is supported on any processor that supports the XGETBV instruction. If

CPUID.(EAX=0DH,ECX=1):EAX.XG1[bit 2] = 1, executing XGETBV with ECX = 1 returns in EDX:EAX the logical-AND of XCR0 and the current value of the XINUSE state-component bitmap. This allows software to discover the state of the init optimization used by XSAVEOPT and XSAVES. See Chapter 13, "Managing State Using the XSAVE Feature Set," in Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Use of any other value for ECX results in a general-protection (#GP) exception.

#### Operation

EDX:EAX := XCR[ECX];

## **Flags Affected**

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XGETBV unsigned \_\_int64 \_xqetbv( unsigned int);

#### **Protected Mode Exceptions**

#GP(0) If an invalid XCR is specified in ECX (includes ECX = 1 if

CPUID.(EAX=0DH,ECX=1):EAX.XG1[bit 2] = 0).

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP(0) If an invalid XCR is specified in ECX (includes ECX = 1 if

CPUID.(EAX=0DH,ECX=1):EAX.XG1[bit 2] = 0).

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

## XLAT/XLATB—Table Look-up Translation

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D7	XLAT m8	ZO	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
D7	XLATB	ZO	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
REX.W + D7	XLATB	ZO	Valid	N.E.	Set AL to memory byte [RBX + unsigned AL].

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 1 Operand 2		Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicit-operand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS:(E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
IF AddressSize = 16
   THEN
        AL := (DS:BX + ZeroExtend(AL));
ELSE IF (AddressSize = 32)
        AL := (DS:EBX + ZeroExtend(AL)); FI;
ELSE (AddressSize = 64)
        AL := (RBX + ZeroExtend(AL));
FI;
```

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.
#UD If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

# **XOR—Logical Exclusive OR**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
34 ib	XOR AL, imm8	I	Valid	Valid	AL XOR imm8.
35 iw	XOR AX, imm16	I	Valid	Valid	AX XOR imm16.
35 id	XOR EAX, imm32	I	Valid	Valid	EAX XOR imm32.
REX.W + 35 id	XOR RAX, imm32	I	Valid	N.E.	RAX XOR imm32 (sign-extended).
80 /6 ib	XOR r/m8, imm8	MI	Valid	Valid	r/m8 XOR imm8.
REX + 80 /6 ib	XOR r/m8*, imm8	MI	Valid	N.E.	r/m8 XOR imm8.
81 /6 iw	XOR r/m16, imm16	MI	Valid	Valid	r/m16 XOR imm16.
81 /6 id	XOR r/m32, imm32	MI	Valid	Valid	r/m32 XOR imm32.
REX.W + 81 /6 id	XOR r/m64, imm32	MI	Valid	N.E.	r/m64 XOR imm32 (sign-extended).
83 /6 ib	XOR r/m16, imm8	MI	Valid	Valid	r/m16 XOR imm8 (sign-extended).
83 /6 ib	XOR r/m32, imm8	MI	Valid	Valid	r/m32 XOR imm8 (sign-extended).
REX.W + 83 /6 ib	XOR r/m64, imm8	MI	Valid	N.E.	r/m64 XOR imm8 (sign-extended).
30 /r	XOR r/m8, r8	MR	Valid	Valid	r/m8 XOR r8.
REX + 30 /r	XOR r/m8*, r8*	MR	Valid	N.E.	r/m8 XOR r8.
31 /r	XOR r/m16, r16	MR	Valid	Valid	r/m16 XOR r16.
31 /r	XOR r/m32, r32	MR	Valid	Valid	r/m32 XOR r32.
REX.W + 31 /r	XOR r/m64, r64	MR	Valid	N.E.	r/m64 XOR r64.
32 /r	XOR r8, r/m8	RM	Valid	Valid	r8 XOR r/m8.
REX + 32 /r	XOR r8*, r/m8*	RM	Valid	N.E.	r8 XOR r/m8.
33 /r	XOR r16, r/m16	RM	Valid	Valid	r16 XOR r/m16.
33 /r	XOR r32, r/m32	RM	Valid	Valid	r32 XOR r/m32.
REX.W + 33 /r	XOR r64, r/m64	RM	Valid	N.E.	г64 XOR г/m64.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 1 Operand 2		Operand 4
I	AL/AX/EAX/RAX	imm8/16/32	N/A	N/A
MI	ModRM:r/m (r, w)	imm8/16/32	N/A	N/A
MR	ModRM:r/m (r, w)	ModRM:reg (г)	N/A	N/A
RM	ModRM:reg (r, w)	ModRM:r/m (r)	N/A	N/A

## **Description**

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST := DEST XOR SRC;

#### Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

## **Protected Mode Exceptions**

#GP(0) If the destination operand points to a non-writable segment.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory operand.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit. #UD If the LOCK prefix is used but the destination is not a memory operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

#### Compatibility Mode Exceptions

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the

current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory operand.

## XORPD—Bitwise Logical XOR of Packed Double Precision Floating-Point Values

Opcode/ Instruction	Op / En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 57/r XORPD xmm1, xmm2/m128	А	V/V	SSE2	Return the bitwise logical XOR of packed double precision floating-point values in xmm1 and xmm2/mem.
VEX.128.66.0F.WIG 57 /r VXORPD xmm1,xmm2, xmm3/m128	В	V/V	AVX	Return the bitwise logical XOR of packed double precision floating-point values in xmm2 and xmm3/mem.
VEX.256.66.0F.WIG 57 /r VXORPD ymm1, ymm2, ymm3/m256	В	V/V	AVX	Return the bitwise logical XOR of packed double precision floating-point values in ymm2 and ymm3/mem.
EVEX.128.66.0F.W1 57 /r VXORPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst	С	V/V	(AVX512VL AND AVX512DQ) OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed double precision floating-point values in xmm2 and xmm3/m128/m64bcst subject to writemask k1.
EVEX.256.66.0F.W1 57 /r VXORPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst	С	V/V	(AVX512VL AND AVX512DQ) OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed double precision floating-point values in ymm2 and ymm3/m256/m64bcst subject to writemask k1.
EVEX.512.66.0F.W1 57 /r VXORPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst	С	V/V	AVX512DQ OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed double precision floating-point values in zmm2 and zmm3/m512/m64bcst subject to writemask k1.

#### **NOTES:**

#### Instruction Operand Encoding

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	N/A	ModRM:reg (r, w)	ModRM:r/m (r)	N/A	N/A
В	N/A	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	N/A
С	Full	ModRM:reg (w)	ΕVΕΧ.νννν (г)	ModRM:r/m (r)	N/A

#### **Description**

Performs a bitwise logical XOR of the two, four or eight packed double precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand can be a ZMM register or a vector memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.

<sup>1.</sup> For instructions with a CPUID feature flag specifying AVX10, the programmer must check the available vector options on the processor at run-time via CPUID Leaf 24H, the Intel AVX10 Converged Vector ISA Leaf. This leaf enumerates the maximum supported vector width and as such will determine the set of instructions available to the programmer listed in the above opcode table.

#### Operation

```
VXORPD (EVEX Encoded Versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
  i := i * 64
   IF k1[j] OR *no writemask* THEN
           IF (EVEX.b == 1) AND (SRC2 *is memory*)
               THEN DEST[i+63:i] := SRC1[i+63:i] BITWISE XOR SRC2[63:0];
               ELSE DEST[i+63:i] := SRC1[i+63:i] BITWISE XOR SRC2[i+63:i];
           FI;
       ELSE
           IF *merging-masking*
                                            ; merging-masking
               THEN *DEST[i+63:i] remains unchanged*
               ELSE *zeroing-masking*
                                                 ; zeroing-masking
                   DEST[i+63:i] = 0
           FI
   FI;
ENDFOR
DEST[MAXVL-1:VL] := 0
VXORPD (VEX.256 Encoded Version)
DEST[63:0] := SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] := SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[191:128] := SRC1[191:128] BITWISE XOR SRC2[191:128]
DEST[255:192] := SRC1[255:192] BITWISE XOR SRC2[255:192]
DEST[MAXVL-1:256] := 0
VXORPD (VEX.128 Encoded Version)
DEST[63:0] := SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] := SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[MAXVL-1:128] := 0
XORPD (128-bit Legacy SSE Version)
DEST[63:0] := DEST[63:0] BITWISE XOR SRC[63:0]
DEST[127:64] := DEST[127:64] BITWISE XOR SRC[127:64]
DEST[MAXVL-1:128] (Unmodified)
Intel C/C++ Compiler Intrinsic Equivalent
VXORPD m512d mm512 xor pd ( m512d a, m512d b);
VXORPD __m512d _mm512_mask_xor_pd (__m512d a, __mmask8 m, __m512d b);
VXORPD m512d mm512 maskz xor pd ( mmask8 m, m512d a);
VXORPD __m256d _mm256_xor_pd (__m256d a, __m256d b);
VXORPD m256d mm256 mask xor pd ( m256d a, mmask8 m, m256d b);
VXORPD __m256d _mm256_maskz_xor_pd (__mmask8 m, __m256d a);
XORPD __m128d _mm_xor_pd (__m128d a, __m128d b);
VXORPD __m128d _mm_mask_xor_pd (__m128d a, __mmask8 m, __m128d b);
VXORPD __m128d _mm_maskz_xor_pd (__mmask8 m, __m128d a);
SIMD Floating-Point Exceptions
```

None.

## Other Exceptions

Non-EVEX-encoded instructions, see Table 2-21, "Type 4 Class Exception Conditions." EVEX-encoded instructions, see Table 2-49, "Type E4 Class Exception Conditions."

## XORPS—Bitwise Logical XOR of Packed Single Precision Floating-Point Values

Opcode/ Instruction	Op / En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP 0F 57 /r XORPS xmm1, xmm2/m128	А	V/V	SSE	Return the bitwise logical XOR of packed single precision floating-point values in xmm1 and xmm2/mem.
VEX.128.0F.WIG 57 /r VXORPS xmm1,xmm2, xmm3/m128	В	V/V	AVX	Return the bitwise logical XOR of packed single precision floating-point values in xmm2 and xmm3/mem.
VEX.256.0F.WIG 57 /r VXORPS ymm1, ymm2, ymm3/m256	В	V/V	AVX	Return the bitwise logical XOR of packed single precision floating-point values in ymm2 and ymm3/mem.
EVEX.128.0F.W0 57 /r VXORPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst	С	V/V	(AVX512VL AND AVX512DQ) OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed single- precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.
EVEX.256.0F.W0 57 /r VXORPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst	С	V/V	(AVX512VL AND AVX512DQ) OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed single- precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.
EVEX.512.0F.W0 57 /r VXORPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst	С	V/V	AVX512DQ OR AVX10.1 <sup>1</sup>	Return the bitwise logical XOR of packed single- precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.

#### **NOTES:**

## **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	N/A	ModRM:reg (г, w)	ModRM:r/m (r)	N/A	N/A
В	N/A	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	N/A
С	Full	ModRM:reg (w)	ΕVΕΧ.νννν (r)	ModRM:r/m (r)	N/A

#### **Description**

Performs a bitwise logical XOR of the four, eight or sixteen packed single precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand can be a ZMM register or a vector memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.

<sup>1.</sup> For instructions with a CPUID feature flag specifying AVX10, the programmer must check the available vector options on the processor at run-time via CPUID Leaf 24H, the Intel AVX10 Converged Vector ISA Leaf. This leaf enumerates the maximum supported vector width and as such will determine the set of instructions available to the programmer listed in the above opcode table.

#### Operation

```
VXORPS (EVEX Encoded Versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j := 0 TO KL-1
   i:= i * 32
   IF k1[j] OR *no writemask* THEN
            IF (EVEX.b == 1) AND (SRC2 *is memory*)
                THEN DEST[i+31:i] := SRC1[i+31:i] BITWISE XOR SRC2[31:0];
                ELSE DEST[i+31:i] := SRC1[i+31:i] BITWISE XOR SRC2[i+31:i];
            FI;
       ELSE
            IF *merging-masking*
                                              ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
                ELSE *zeroing-masking*
                                                   ; zeroing-masking
                    DEST[i+31:i] = 0
            FΙ
   FI;
ENDFOR
DEST[MAXVL-1:VL] := 0
VXORPS (VEX.256 Encoded Version)
DEST[31:0] := SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] := SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] := SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] := SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[159:128] := SRC1[159:128] BITWISE XOR SRC2[159:128]
DEST[191:160] := SRC1[191:160] BITWISE XOR SRC2[191:160]
DEST[223:192] := SRC1[223:192] BITWISE XOR SRC2[223:192]
DEST[255:224] := SRC1[255:224] BITWISE XOR SRC2[255:224].
DEST[MAXVL-1:256] := 0
VXORPS (VEX.128 Encoded Version)
DEST[31:0] := SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] := SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] := SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] := SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[MAXVL-1:128] := 0
XORPS (128-bit Legacy SSE Version)
DEST[31:0] := SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] := SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] := SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] := SRC1[127:96] BITWISE XOR SRC2[127:96]
```

DEST[MAXVL-1:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

```
VXORPS __m512 _mm512_xor_ps (__m512 a, __m512 b);
VXORPS __m512 _mm512_mask_xor_ps (__m512 a, __mmask16 m, __m512 b);
VXORPS __m512 _mm512_maskz_xor_ps (__mask16 m, __m512 a);
VXORPS __m256 _mm256_xor_ps (__m256 a, __m256 b);
VXORPS __m256 _mm256_mask_xor_ps (__m256 a, __mmask8 m, __m256 b);
VXORPS __m256 _mm256_maskz_xor_ps (__mmask8 m, __m256 a);
VXORPS __m128 _mm_xor_ps (__m128 a, __m128 b);
VXORPS __m128 _mm_mask_xor_ps (__m128 a, __mmask8 m, __m128 b);
VXORPS __m128 _mm_maskz_xor_ps (__m128 a, __m128 a);
```

## **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

Non-EVEX-encoded instructions, see Table 2-21, "Type 4 Class Exception Conditions." EVEX-encoded instructions, see Table 2-49, "Type E4 Class Exception Conditions."

## **XRESLDTRK—Resume Tracking Load Addresses**

Opcode/ Instruction	Op/ En		CPUID Feature Flag	Description
F2 0F 01 E9 XRESLDTRK	ZO	V/V		Specifies the end of an Intel TSX suspend read address tracking region.

## **Instruction Operand Encoding**

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A	N/A

#### **Description**

The instruction marks the end of an Intel TSX (RTM) suspend load address tracking region. If the instruction is used inside a suspend load address tracking region it will end the suspend region and all following load addresses will be added to the transaction read set. If this instruction is used inside an active transaction but not in a suspend region it will cause transaction abort.

If the instruction is used outside of a transactional region it behaves like a NOP.

Chapter 16, "Programming with Intel® Transactional Synchronization Extensions," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides additional information on Intel® TSX Suspend Load Address Tracking.

#### Operation

#### **XRESLDTRK**

```
IF RTM_ACTIVE = 1:
    IF SUSLDTRK_ACTIVE = 1:
        SUSLDTRK_ACTIVE := 0
    ELSE:
        RTM_ABORT
ELSE:
    NOP
```

## **Flags Affected**

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XRESLDTRK void \_xresldtrk(void);

## **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

#UD If CPUID.(EAX=7, ECX=0):EDX.TSXLDTRK[bit 16] = 0.

If the LOCK prefix is used.

## XRSTOR—Restore Processor Extended States

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP OF AE /5 XRSTOR mem	М	V/V	XSAVE	Restore state components specified by EDX:EAX from mem.
NP REX.W + 0F AE /5	М	V/N.E.	XSAVE	Restore state components specified by EDX:EAX from
XRSTOR64 mem		V/14.C.	NS/TVC	mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	N/A	N/A	N/A

## **Description**

Performs a full or partial restore of processor state components from the XSAVE area located at the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components restored correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCR0.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of  $Intel^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State" of  $Intel^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.8, "Operation of XRSTOR," of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XRSTOR instruction. The following items provide a high-level outline:

- Execution of XRSTOR may take one of two forms: standard and compacted. Bit 63 of the XCOMP\_BV field in the XSAVE header determines which form is used: value 0 specifies the standard form, while value 1 specifies the compacted form.
- If RFBM[i] = 0, XRSTOR does not update state component i.<sup>1</sup>
- If RFBM[i] = 1 and bit i is clear in the XSTATE\_BV field in the XSAVE header, XRSTOR initializes state
  component i.
- If RFBM[i] = 1 and XSTATE\_BV[i] = 1, XRSTOR loads state component i from the XSAVE area.
- The standard form of XRSTOR treats MXCSR (which is part of state component 1 SSE) differently from the XMM registers. If either form attempts to load MXCSR with an illegal value, a general-protection exception (#GP) occurs.
- XRSTOR loads the internal value XRSTOR\_INFO, which may be used to optimize a subsequent execution of XSAVEOPT or XSAVES.
- Immediately following an execution of XRSTOR, the processor tracks as in-use (not in initial configuration) any state component i for which RFBM[i] = 1 and XSTATE\_BV[i] = 1; it tracks as modified any state component i for which RFBM[i] = 0.

Use of a source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) results in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

See Section 13.6, "Processor Tracking of XSAVE-Managed State," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 for discussion of the bitmaps XINUSE and XMODIFIED and of the quantity XRSTOR\_INFO.

<sup>1.</sup> There is an exception if RFBM[1] = 0 and RFBM[2] = 1. In this case, the standard form of XRSTOR will load MXCSR from memory, even though MXCSR is part of state component 1 — SSE. The compacted form of XRSTOR does not make this exception.

## Operation

```
RFBM := XCRO AND EDX:EAX: /* bitwise logical AND */
COMPMASK := XCOMP_BV field from XSAVE header;
RSTORMASK := XSTATE_BV field from XSAVE header;
IF COMPMASK[63] = 0
   THEN
       /* Standard form of XRSTOR */
       TO_BE_RESTORED := RFBM AND RSTORMASK;
       TO_BE_INITIALIZED := RFBM AND NOT RSTORMASK;
       IF TO_BE_RESTORED[0] = 1
            THEN
                XINUSE[0] := 1;
                load x87 state from legacy region of XSAVE area;
       ELSIF TO_BE_INITIALIZED[0] = 1
            THEN
                XINUSE[0] := 0;
                initialize x87 state:
       FI:
       IF RFBM[1] = 1 OR RFBM[2] = 1
            THEN load MXCSR from legacy region of XSAVE area;
       FI:
       IF TO_BE_RESTORED[1] = 1
            THEN
                XINUSE[1] := 1;
                load XMM registers from legacy region of XSAVE area; // this step does not load MXCSR
       ELSIF TO_BE_INITIALIZED[1] = 1
            THEN
                XINUSE[1] := 0;
                set all XMM registers to 0; // this step does not initialize MXCSR
       FI:
       FOR i := 2 TO 62
            IF TO_BE_RESTORED[i] = 1
                THEN
                     XINUSE[i] := 1;
                     load XSAVE state component i at offset n from base of XSAVE area;
                         // n enumerated by CPUID(EAX=0DH,ECX=i):EBX)
            ELSIF TO_BE_INITIALIZED[i] = 1
                THEN
                     XINUSE[i] := 0;
                     initialize XSAVE state component i;
            FI:
       ENDFOR:
   ELSE
       /* Compacted form of XRSTOR */
       IF CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0
            THEN
                   /* compacted form not supported */
                #GP(0);
       FI:
```

```
FORMAT = COMPMASK AND 7FFFFFF FFFFFFH;
       RESTORE FEATURES = FORMAT AND RFBM;
       TO BE RESTORED := RESTORE FEATURES AND RSTORMASK;
       FORCE_INIT := RFBM AND NOT FORMAT;
       TO_BE_INITIALIZED = (RFBM AND NOT RSTORMASK) OR FORCE_INIT;
       IF TO_BE_RESTORED[0] = 1
            THEN
               XINUSE[0] := 1;
                load x87 state from legacy region of XSAVE area;
       ELSIF TO_BE_INITIALIZED[0] = 1
           THEN
               XINUSE[0] := 0;
                initialize x87 state;
       FI;
       IF TO BE RESTORED[1] = 1
            THEN
                XINUSE[1]:= 1;
                load SSE state from legacy region of XSAVE area; // this step loads the XMM registers and MXCSR
       ELSIF TO_BE_INITIALIZED[1] = 1
           THEN
                set all XMM registers to 0;
               XINUSE[1] := 0;
                MXCSR := 1F80H;
       FI;
       NEXT FEATURE OFFSET = 576;
                                              // Legacy area and XSAVE header consume 576 bytes
       FOR i := 2 TO 62
           IF FORMAT[i] = 1
                THEN
                    IF TO_BE_RESTORED[i] = 1
                        THEN
                             XINUSE[i] := 1;
                             load XSAVE state component i at offset NEXT_FEATURE_OFFSET from base of XSAVE area;
                    NEXT_FEATURE_OFFSET = NEXT_FEATURE_OFFSET + n (n enumerated by CPUID(EAX=0DH,ECX=i):EAX);
           FI;
           IF TO_BE_INITIALIZED[i] = 1
                THEN
                    XINUSE[i] := 0;
                    initialize XSAVE state component i;
           FI;
       ENDFOR;
XMODIFIED := NOT RFBM;
IF in VMX non-root operation
   THEN VMXNR := 1;
   ELSE VMXNR := 0;
LAXA := linear address of XSAVE area;
```

FI:

FI;

XRSTOR INFO := \(CPL,VMXNR,LAXA,COMPMASK\);

#### Flags Affected

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XRSTOR void \_xrstor( void \* , unsigned \_\_int64);
XRSTOR void \_xrstor64( void \* , unsigned \_\_int64);

#### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If bit 63 of the XCOMP\_BV field of the XSAVE header is 1 and

CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If the standard form is executed and a bit in XCR0 is 0 and the corresponding bit in the XSTATE BV field of the XSAVE header is 1.

If the standard form is executed and bytes 23:8 of the XSAVE header are not all zero.

If the compacted form is executed and a bit in XCR0 is 0 and the corresponding bit in the

XCOMP\_BV field of the XSAVE header is 1.

If the compacted form is executed and a bit in the XCOMP\_BV field in the XSAVE header is 0

and the corresponding bit in the XSTATE BV field is 1.

If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

#### **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

If bit 63 of the XCOMP BV field of the XSAVE header is 1 and

CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If the standard form is executed and a bit in XCR0 is 0 and the corresponding bit in the

XSTATE\_BV field of the XSAVE header is 1.

If the standard form is executed and bytes 23:8 of the XSAVE header are not all zero.

If the compacted form is executed and a bit in XCR0 is 0 and the corresponding bit in the

XCOMP\_BV field of the XSAVE header is 1.

If the compacted form is executed and a bit in the XCOMP\_BV field in the XSAVE header is 0

and the corresponding bit in the XSTATE BV field is 1.

If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If a memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If bit 63 of the XCOMP BV field of the XSAVE header is 1 and

CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If the standard form is executed and a bit in XCR0 is 0 and the corresponding bit in the

XSTATE\_BV field of the XSAVE header is 1.

If the standard form is executed and bytes 23:8 of the XSAVE header are not all zero.

If the compacted form is executed and a bit in XCR0 is 0 and the corresponding bit in the

XCOMP\_BV field of the XSAVE header is 1.

If the compacted form is executed and a bit in the XCOMP\_BV field in the XSAVE header is 0

and the corresponding bit in the XSTATE BV field is 1.

If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## **XRSTORS—Restore Processor Extended States Supervisor**

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP 0F C7 /3 XRSTORS mem	М	V/V	XSS	Restore state components specified by EDX:EAX from mem.
NP REX.W + 0F C7 /3 XRSTORS64 mem	М	V/N.E.	XSS	Restore state components specified by EDX:EAX from mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	N/A	N/A	N/A

## **Description**

Performs a full or partial restore of processor state components from the XSAVE area located at the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components restored correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and the logical-OR of XCR0 with the IA32\_XSS MSR. XRSTORS may be executed only if CPL = 0.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.12, "Operation of XRSTORS," of Intel $^{\circledR}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XRSTOR instruction. The following items provide a high-level outline:

- Execution of XRSTORS is similar to that of the compacted form of XRSTOR; XRSTORS cannot restore from an XSAVE area in which the extended region is in the standard format (see Section 13.4.3, "Extended Region of an XSAVE Area" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- XRSTORS differs from XRSTOR in that it can restore state components corresponding to bits set in the IA32\_XSS MSR.
- If RFBM[i] = 0, XRSTORS does not update state component i.
- If RFBM[i] = 1 and bit i is clear in the XSTATE\_BV field in the XSAVE header, XRSTORS initializes state
  component i.
- If RFBM[i] = 1 and XSTATE\_BV[i] = 1, XRSTORS loads state component i from the XSAVE area.
- If XRSTORS attempts to load MXCSR with an illegal value, a general-protection exception (#GP) occurs.
- XRSTORS loads the internal value XRSTOR\_INFO, which may be used to optimize a subsequent execution of XSAVEOPT or XSAVES.
- Immediately following an execution of XRSTORS, the processor tracks as in-use (not in initial configuration) any state component i for which RFBM[i] = 1 and XSTATE\_BV[i] = 1; it tracks as modified any state component i for which RFBM[i] = 0.

Use of a source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) results in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

See Section 13.6, "Processor Tracking of XSAVE-Managed State," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 for discussion of the bitmaps XINUSE and XMODIFIED and of the quantity XRSTOR INFO.

## Operation

```
RFBM := (XCRO OR IA32 XSS) AND EDX:EAX:
                                                  /* bitwise logical OR and AND */
COMPMASK := XCOMP_BV field from XSAVE header;
RSTORMASK := XSTATE_BV field from XSAVE header;
FORMAT = COMPMASK AND 7FFFFFFF_FFFFFFH;
RESTORE_FEATURES = FORMAT AND RFBM;
TO_BE_RESTORED := RESTORE_FEATURES AND RSTORMASK;
FORCE_INIT := RFBM AND NOT FORMAT;
TO_BE_INITIALIZED = (RFBM AND NOT RSTORMASK) OR FORCE_INIT;
IF TO_BE_RESTORED[0] = 1
   THEN
       XINUSE[0] := 1;
       load x87 state from legacy region of XSAVE area;
ELSIF TO_BE_INITIALIZED[0] = 1
   THEN
       XINUSE[0] := 0;
       initialize x87 state:
FI:
IF TO_BE_RESTORED[1] = 1
   THEN
       XINUSE[11:= 1:
       load SSE state from legacy region of XSAVE area; // this step loads the XMM registers and MXCSR
ELSIF TO_BE_INITIALIZED[1] = 1
   THEN
       set all XMM registers to 0;
       XINUSE[1] := 0;
       MXCSR := 1F80H:
FI;
NEXT_FEATURE_OFFSET = 576;
                                     // Legacy area and XSAVE header consume 576 bytes
FOR i := 2 TO 62
   IF FORMAT[i] = 1
       THEN
            IF TO_BE_RESTORED[i] = 1
                THEN
                    XINUSE[i] := 1;
                    load XSAVE state component i at offset NEXT_FEATURE_OFFSET from base of XSAVE area;
            NEXT_FEATURE_OFFSET = NEXT_FEATURE_OFFSET + n (n enumerated by CPUID(EAX=0DH,ECX=i):EAX);
   FI:
   IF TO_BE_INITIALIZED[i] = 1
       THEN
            XINUSE[i] := 0;
            initialize XSAVE state component i;
   FI:
ENDFOR;
XMODIFIED := NOT RFBM;
IF in VMX non-root operation
   THEN VMXNR := 1:
```

ELSE VMXNR := 0;

FI:

LAXA := linear address of XSAVE area;

XRSTOR\_INFO := \( CPL, VMXNR, LAXA, COMPMASK \);

## **Flags Affected**

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XRSTORS void \_xrstors( void \* , unsigned \_\_int64);
XRSTORS64 void \_xrstors64( void \* , unsigned \_ int64);

## **Protected Mode Exceptions**

#GP(0) If CPL > 0.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If bit 63 of the XCOMP\_BV field of the XSAVE header is 0.

If a bit in XCR0|IA32\_XSS is 0 and the corresponding bit in the XCOMP\_BV field of the XSAVE

header is 1.

If a bit in the XCOMP\_BV field in the XSAVE header is 0 and the corresponding bit in the

XSTATE BV field is 1.

If bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

If bit 63 of the XCOMP\_BV field of the XSAVE header is 0.

If a bit in XCR0IIA32 XSS is 0 and the corresponding bit in the XCOMP BV field of the XSAVE

header is 1.

If a bit in the XCOMP\_BV field in the XSAVE header is 0 and the corresponding bit in the

XSTATE BV field is 1.

If bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If CPL > 0.

If a memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If bit 63 of the XCOMP\_BV field of the XSAVE header is 0.

If a bit in XCR0|IA32\_XSS is 0 and the corresponding bit in the XCOMP\_BV field of the XSAVE

header is 1.

If a bit in the XCOMP\_BV field in the XSAVE header is 0 and the corresponding bit in the

XSTATE\_BV field is 1.

If bytes 63:16 of the XSAVE header are not all zero.

If attempting to write any reserved bits of the MXCSR register with 1.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

## XSAVE—Save Processor Extended States

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP OF AE /4	М	V/V	XSAVE	Save state components specified by EDX:EAX to mem.
XSAVE mem				
NP REX.W + 0F AE /4	М	V/N.E.	XSAVE	Save state components specified by EDX:EAX to mem.
XSAVE64 mem				

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r, w)	N/A	N/A	N/A

## **Description**

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of  $Intel^{\circledR}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State" of  $Intel^{\circledR}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.7, "Operation of XSAVE," of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVE instruction. The following items provide a high-level outline:

- XSAVE saves state component i if and only if RFBM[i] =  $1.^{1}$
- XSAVE does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- XSAVE reads the XSTATE\_BV field of the XSAVE header (see Section 13.4.2, "XSAVE Header" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1) and writes a modified value back to memory as follows. If RFBM[i] = 1, XSAVE writes XSTATE\_BV[i] with the value of XINUSE[i]. (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.6, "Processor Tracking of XSAVE-Managed State" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) If RFBM[i] = 0, XSAVE writes XSTATE\_BV[i] with the value that it read from memory (it does not modify the bit). XSAVE does not write to any part of the XSAVE header other than the XSTATE\_BV field.
- XSAVE always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

<sup>1.</sup> An exception is made for MXCSR and MXCSR\_MASK, which belong to state component 1 — SSE. XSAVE saves these values to memory if either RFBM[1] or RFBM[2] is 1.

## Operation

```
RFBM := XCRO AND EDX:EAX: /* bitwise logical AND */
OLD_BV := XSTATE_BV field from XSAVE header;
IF RFBM[0] = 1
   THEN store x87 state into legacy region of XSAVE area;
FI;
IF RFBM[1] = 1
   THEN store XMM registers into legacy region of XSAVE area; // this step does not save MXCSR or MXCSR_MASK
FI:
IF RFBM[1] = 1 OR RFBM[2] = 1
   THEN store MXCSR and MXCSR_MASK into legacy region of XSAVE area;
FI:
FOR i := 2 TO 62
   IF RFBM[i] = 1
        THEN save XSAVE state component i at offset n from base of XSAVE area (n enumerated by CPUID(EAX=0DH.ECX=i):EBX):
   FI:
ENDFOR:
```

# Flags Affected

None.

#### Intel C/C++ Compiler Intrinsic Equivalent

XSAVE void \_xsave( void \* , unsigned \_\_int64); XSAVE void \_xsave64( void \* , unsigned \_\_int64);

## **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

XSTATE\_BV field in XSAVE header := (OLD\_BV AND NOT RFBM) OR (XINUSE AND RFBM);

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## XSAVEC—Save Processor Extended States With Compaction

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP 0F C7 /4 XSAVEC mem	М	V/V	XSAVEC	Save state components specified by EDX:EAX to mem with compaction.
NP REX.W + 0F C7 /4 XSAVEC64 mem	М	V/N.E.	XSAVEC	Save state components specified by EDX:EAX to mem with compaction.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	N/A	N/A	N/A

## **Description**

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State" of Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.10, "Operation of XSAVEC," of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVEC instruction. The following items provide a high-level outline:

- Execution of XSAVEC is similar to that of XSAVE. XSAVEC differs from XSAVE in that it uses compaction and that it may use the init optimization.
- XSAVEC saves state component i if and only if RFBM[i] = 1 and XINUSE[i] = 1. (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.6, "Processor Tracking of XSAVE-Managed State" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.)
- XSAVEC does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- XSAVEC writes the logical AND of RFBM and XINUSE to the XSTATE\_BV field of the XSAVE header.<sup>2,3</sup> (See Section 13.4.2, "XSAVE Header" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) XSAVEC sets bit 63 of the XCOMP\_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVEC does not write to any parts of the XSAVE header other than the XSTATE\_BV and XCOMP\_BV fields.
- XSAVEC always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

<sup>1.</sup> There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, XSAVEC saves SSE state as long as RFBM[1] = 1.

<sup>2.</sup> Unlike XSAVE and XSAVEOPT, XSAVEC clears bits in the XSTATE\_BV field that correspond to bits that are clear in RFBM.

<sup>3.</sup> There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, XSAVEC sets XSTATE\_BV[1] to 1 as long as RFBM[1] = 1.

## Operation

```
RFBM := XCRO AND EDX:EAX:
                                     /* bitwise logical AND */
TO_BE_SAVED := RFBM AND XINUSE;
                                     /* bitwise logical AND */
If MXCSR ≠ 1F80H AND RFBM[1]
   TO_BE_SAVED[1] = 1;
FI:
IF TO BE SAVED[0] = 1
   THEN store x87 state into legacy region of XSAVE area;
FI:
IF TO_BE_SAVED[1] = 1
   THEN store SSE state into legacy region of XSAVE area; // this step saves the XMM registers, MXCSR, and MXCSR_MASK
FI;
NEXT_FEATURE_OFFSET = 576;
                                     // Legacy area and XSAVE header consume 576 bytes
FOR i := 2 TO 62
   IF RFBM[i] = 1
       THEN
           IF TO_BE_SAVED[i]
                THEN save XSAVE state component i at offset NEXT_FEATURE_OFFSET from base of XSAVE area;
            NEXT_FEATURE_OFFSET = NEXT_FEATURE_OFFSET + n (n enumerated by CPUID(EAX=0DH,ECX=i):EAX);
   FI:
ENDFOR:
XSTATE_BV field in XSAVE header := TO_BE_SAVED;
XCOMP_BV field in XSAVE header := RFBM OR 80000000_00000000H;
```

#### Flags Affected

None.

## Intel C/C++ Compiler Intrinsic Equivalent

```
XSAVEC void _xsavec( void * , unsigned __int64);
XSAVEC64 void _xsavec64( void * , unsigned __int64);
```

#### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## XSAVEOPT—Save Processor Extended States Optimized

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP OF AE /6 XSAVEOPT mem	М	V/V		Save state components specified by EDX:EAX to mem, optimizing if possible.
NP REX.W + 0F AE /6 XSAVEOPT64 mem	М	V/V		Save state components specified by EDX:EAX to mem, optimizing if possible.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r, w)	N/A	N/A	N/A

## **Description**

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of  $Intel^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State" of  $Intel^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.9, "Operation of XSAVEOPT," of Intel $^{\otimes}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVEOPT instruction. The following items provide a high-level outline:

- Execution of XSAVEOPT is similar to that of XSAVE. XSAVEOPT differs from XSAVE in that it may use the init and modified optimizations. The performance of XSAVEOPT will be equal to or better than that of XSAVE.
- XSAVEOPT saves state component *i* only if RFBM[*i*] = 1 and XINUSE[*i*] = 1.<sup>1</sup> (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.6, "Processor Tracking of XSAVE-Managed State," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) Even if both bits are 1, XSAVEOPT may optimize and not save state component *i* if (1) state component *i* has not been modified since the last execution of XRSTOR or XRSTORS; and (2) this execution of XSAVES corresponds to that last execution of XRSTOR or XRSTORS as determined by the internal value XRSTOR\_INFO (see the Operation section below).
- XSAVEOPT does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- XSAVEOPT reads the XSTATE\_BV field of the XSAVE header (see Section 13.4.2, "XSAVE Header," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1) and writes a modified value back to memory as follows. If RFBM[i] = 1, XSAVEOPT writes XSTATE\_BV[i] with the value of XINUSE[i]. If RFBM[i] = 0, XSAVEOPT writes XSTATE\_BV[i] with the value that it read from memory (it does not modify the bit). XSAVEOPT does not write to any part of the XSAVE header other than the XSTATE\_BV field.
- XSAVEOPT always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area" of Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

<sup>1.</sup> There is an exception made for MXCSR and MXCSR\_MASK, which belong to state component 1 — SSE. XSAVEOPT always saves these to memory if RFBM[1] = 1 or RFBM[2] = 1, regardless of the value of XINUSE.

See Section 13.6, "Processor Tracking of XSAVE-Managed State," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 for discussion of the bitmap XMODIFIED and of the quantity XRSTOR\_INFO.

#### Operation

```
RFBM := XCRO AND EDX:EAX; /* bitwise logical AND */
OLD_BV := XSTATE_BV field from XSAVE header;
TO_BE_SAVED := RFBM AND XINUSE;
IF in VMX non-root operation
   THEN VMXNR := 1:
   ELSE VMXNR := 0;
FI:
LAXA := linear address of XSAVE area:
IF XRSTOR_INFO = \(CPL,VMXNR,LAXA,00000000_00000000H\)
   THEN TO_BE_SAVED := TO_BE_SAVED AND XMODIFIED;
FI:
IF TO_BE_SAVED[0] = 1
   THEN store x87 state into legacy region of XSAVE area;
FI:
IF TO_BE_SAVED[1]
   THEN store XMM registers into legacy region of XSAVE area; // this step does not save MXCSR or MXCSR_MASK
FI:
IF RFBM[1] = 1 or RFBM[2] = 1
   THEN store MXCSR and MXCSR_MASK into legacy region of XSAVE area;
FI:
FOR i := 2 TO 62
   IF TO_BE_SAVED[i] = 1
       THEN save XSAVE state component i at offset n from base of XSAVE area (n enumerated by CPUID(EAX=0DH,ECX=i):EBX);
   FI:
ENDFOR;
```

XSTATE\_BV field in XSAVE header := (OLD\_BV AND NOT RFBM) OR (XINUSE AND RFBM);

#### Flags Affected

None.

### Intel C/C++ Compiler Intrinsic Equivalent

```
XSAVEOPT void _xsaveopt( void * , unsigned __int64);
XSAVEOPT void _xsaveopt64( void * , unsigned __int64);
```

#### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1. #UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] =

0.

If CR4.OSXSAVE[bit 18] = 0.

If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

#### **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] =

0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] =

0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 64-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-

tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

## XSAVES—Save Processor Extended States Supervisor

Opcode / Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
NP 0F C7 /5 XSAVES mem	М	V/V	XSS	Save state components specified by EDX:EAX to mem with compaction, optimizing if possible.
NP REX.W + 0F C7 /5 XSAVES64 mem	М	V/N.E.	XSS	Save state components specified by EDX:EAX to mem with compaction, optimizing if possible.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	N/A	N/A	N/A

## **Description**

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), the logical-AND of EDX:EAX and the logical-OR of XCRO with the IA32 XSS MSR, XSAVES may be executed only if CPL = 0.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of the Intel $^{\otimes}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends on a REX.W prefix; see Section 13.5.1, "x87 State," of the Intel $^{\otimes}$  64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.11, "Operation of XSAVES," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVES instruction. The following items provide a high-level outline:

- Execution of XSAVES is similar to that of XSAVEC. XSAVES differs from XSAVEC in that it can save state components corresponding to bits set in the IA32\_XSS MSR and that it may use the modified optimization.
- XSAVES saves state component *i* only if RFBM[*i*] = 1 and XINUSE[*i*] = 1.<sup>1</sup> (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.6, "Processor Tracking of XSAVE-Managed State," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) Even if both bits are 1, XSAVES may optimize and not save state component *i* if (1) state component *i* has not been modified since the last execution of XRSTOR or XRSTORS; and (2) this execution of XSAVES correspond to that last execution of XRSTOR or XRSTORS as determined by XRSTOR\_INFO (see the Operation section below).
- XSAVES does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- XSAVES writes the logical AND of RFBM and XINUSE to the XSTATE\_BV field of the XSAVE header.<sup>2</sup> (See Section 13.4.2, "XSAVE Header," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.) XSAVES sets bit 63 of the XCOMP\_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVES does not write to any parts of the XSAVE header other than the XSTATE\_BV and XCOMP\_BV fields.
- XSAVES always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

<sup>1.</sup> There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, the init optimization does not apply and XSAVEC will save SSE state as long as RFBM[1] = 1 and the modified optimization is not being applied.

<sup>2.</sup> There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, XSAVES sets XSTATE\_BV[1] to 1 as long as RFBM[1] = 1.

See Section 13.6, "Processor Tracking of XSAVE-Managed State," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 for discussion of the bitmap XMODIFIED and of the quantity XRSTOR\_INFO.

#### Operation

```
RFBM := (XCRO OR IA32_XSS) AND EDX:EAX;
                                                  /* bitwise logical OR and AND */
IF in VMX non-root operation
   THEN VMXNR := 1;
   ELSE VMXNR := 0:
FI:
LAXA := linear address of XSAVE area:
COMPMASK := RFBM OR 80000000_00000000H;
TO_BE_SAVED := RFBM AND XINUSE;
IF XRSTOR INFO = (CPL,VMXNR,LAXA,COMPMASK)
   THEN TO_BE_SAVED := TO_BE_SAVED AND XMODIFIED;
IF MXCSR \neq 1F80H AND RFBM[1]
   THEN TO_BE_SAVED[1] = 1;
FI;
IF TO_BE_SAVED[0] = 1
   THEN store x87 state into legacy region of XSAVE area;
FI;
IF TO BE SAVED[1] = 1
   THEN store SSE state into legacy region of XSAVE area; // this step saves the XMM registers, MXCSR, and MXCSR_MASK
FI:
NEXT_FEATURE_OFFSET = 576;
                                     // Legacy area and XSAVE header consume 576 bytes
FOR i := 2 TO 62
   IF RFBM[i] = 1
       THEN
           IF TO_BE_SAVED[i]
                THEN
                    save XSAVE state component i at offset NEXT_FEATURE_OFFSET from base of XSAVE area;
                                 // state component 8 is for PT state
                        THEN IA32_RTIT_CTL.TraceEn[bit 0] := 0;
                    FI:
           FI;
           NEXT_FEATURE_OFFSET = NEXT_FEATURE_OFFSET + n (n enumerated by CPUID(EAX=0DH,ECX=i):EAX);
   FI:
ENDFOR:
NEW_HEADER := RFBM AND XINUSE;
IF MXCSR ≠ 1F80H AND RFBM[1]
   THEN NEW_HEADER[1] = 1;
FI:
XSTATE_BV field in XSAVE header := NEW_HEADER;
XCOMP_BV field in XSAVE header := COMPMASK;
```

## **Flags Affected**

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XSAVES void \_xsaves( void \* , unsigned \_\_int64); XSAVES64 void \_xsaves64( void \* , unsigned \_\_int64);

#### **Protected Mode Exceptions**

#GP(0) If CPL > 0.

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#GP(0) If CPL > 0.

If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary, regardless of segment.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

## XSETBV—Set Extended Control Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
NP 0F 01 D1	XSETBV	ZO	Valid	Valid	Write the value in EDX:EAX to the XCR specified by ECX.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

## **Description**

Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX register are copied to low-order 32 bits of the XCR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to reserved bits in an XCR.

Currently, only XCR0 is supported. Thus, all other values of ECX are reserved and will cause a #GP(0). Note that bit 0 of XCR0 (corresponding to x87 state) must be set to 1; the instruction will cause a #GP(0) if an attempt is made to clear this bit. In addition, the instruction causes a #GP(0) if an attempt is made to set XCR0[2] (AVX state) while clearing XCR0[1] (SSE state); it is necessary to set both bits to use AVX instructions; Section 13.3, "Enabling the XSAVE Feature Set and XSAVE-Enabled Features," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

#### Operation

XCR[ECX] := EDX:EAX;

## Flags Affected

None.

#### Intel C/C++ Compiler Intrinsic Equivalent

XSETBV void \_xsetbv( unsigned int, unsigned \_\_int64);

#### **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If an invalid XCR is specified in ECX.

If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX.

If an attempt is made to clear bit 0 of XCR0. If an attempt is made to set XCR0[2:1] to 10b.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

#GP If an invalid XCR is specified in ECX.

If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX.

If an attempt is made to clear bit 0 of XCR0. If an attempt is made to set XCR0[2:1] to 10b.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) The XSETBV instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# XSUSLDTRK—Suspend Tracking Load Addresses

Opcode/ Instruction	Op/ En		CPUID Feature Flag	Description
F2 0F 01 E8 XSUSLDTRK	ZO	V/V		Specifies the start of an Intel TSX suspend read address tracking region.

### **Instruction Operand Encoding**

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A	N/A

#### **Description**

The instruction marks the start of an Intel TSX (RTM) suspend load address tracking region. If the instruction is used inside a transactional region, subsequent loads are not added to the read set of the transaction. If the instruction is used inside a suspend load address tracking region it will cause transaction abort.

If the instruction is used outside of a transactional region it behaves like a NOP.

Chapter 16, "Programming with Intel® Transactional Synchronization Extensions," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides additional information on Intel® TSX Suspend Load Address Tracking.

#### Operation

#### **XSUSLDTRK**

```
IF RTM_ACTIVE = 1:
    IF SUSLDTRK_ACTIVE = 0:
        SUSLDTRK_ACTIVE := 1
    ELSE:
        RTM_ABORT
ELSE:
    NOP
```

# **Flags Affected**

None.

## Intel C/C++ Compiler Intrinsic Equivalent

XSUSLDTRK void \_xsusldtrk(void);

## **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

#UD If CPUID.(EAX=7, ECX=0):EDX.TSXLDTRK[bit 16] = 0.

If the LOCK prefix is used.

## XTEST—Test if in Transactional Execution

Opcode/Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
NP OF 01 D6 XTEST	ZO	V/V	HLE or RTM	Test if executing in a transactional region.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand2	Operand3	Operand4
ZO	N/A	N/A	N/A	N/A

## **Description**

The XTEST instruction queries the transactional execution status. If the instruction executes inside a transactionally executing RTM region or a transactionally executing HLE region, then the ZF flag is cleared, else it is set.

## Operation

#### **XTEST**

```
IF (RTM_ACTIVE = 1 OR HLE_ACTIVE = 1)
    THEN
        ZF := 0
    ELSE
        ZF := 1
FI;
```

### Flags Affected

The ZF flag is cleared if the instruction is executed transactionally; otherwise it is set to 1. The CF, OF, SF, PF, and AF, flags are cleared.

### Intel C/C++ Compiler Intrinsic Equivalent

XTEST int \_xtest( void );

## **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

```
#UD
```

```
CPUID.(EAX=7, ECX=0):EBX.HLE[bit 4] = 0 and CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0. If LOCK prefix is used.
```

# 7.1 OVERVIEW

This chapter describes the Safer Mode Extensions (SMX) for the Intel 64 and IA-32 architectures. Safer Mode Extensions (SMX) provide a programming interface for system software to establish a measured environment within the platform to support trust decisions by end users. The measured environment includes:

- Measured launch of a system executive, referred to as a Measured Launched Environment (MLE)<sup>1</sup>. The system executive may be based on a Virtual Machine Monitor (VMM), a measured VMM is referred to as MVMM<sup>2</sup>.
- Mechanisms to ensure the above measurement is protected and stored in a secure location in the platform.
- Protection mechanisms that allow the VMM to control attempts to modify the VMM.

The measurement and protection mechanisms used by a measured environment are supported by the capabilities of an Intel<sup>®</sup> Trusted Execution Technology (Intel<sup>®</sup> TXT) platform:

- The SMX are the processor's programming interface in an Intel TXT platform.
- The chipset in an Intel TXT platform provides enforcement of the protection mechanisms.
- Trusted Platform Module (TPM) 1.2 in the platform provides platform configuration registers (PCRs) to store software measurement values.

# 7.2 SMX FUNCTIONALITY

SMX functionality is provided in an Intel 64 processor through the GETSEC instruction via leaf functions. The GETSEC instruction supports multiple leaf functions. Leaf functions are selected by the value in EAX at the time GETSEC is executed. Each GETSEC leaf function is documented separately in the reference pages with a unique mnemonic (even though these mnemonics share the same opcode, 0F 37).

# 7.2.1 Detecting and Enabling SMX

Software can detect support for SMX operation using the CPUID instruction. If software executes CPUID with 1 in EAX, a value of 1 in bit 6 of ECX indicates support for SMX operation (GETSEC is available), see CPUID instruction for the layout of feature flags of reported by CPUID.01H:ECX.

System software enables SMX operation by setting CR4.SMXE[Bit 14] = 1 before attempting to execute GETSEC. Otherwise, execution of GETSEC results in the processor signaling an invalid opcode exception (#UD).

If the CPUID SMX feature flag is clear (CPUID.01H.ECX[Bit 6] = 0), attempting to set CR4.SMXE[Bit 14] results in a general protection exception.

The IA32\_FEATURE\_CONTROL MSR (at address 03AH) provides feature control bits that configure operation of VMX and SMX. These bits are documented in Table 7-1.

Bit Position	Description
0	Lock bit (0 = unlocked, 1 = locked). When set to '1' further writes to this MSR are blocked.
1	Enable VMX in SMX operation.
2	Enable VMX outside SMX operation.

Table 7-1. Layout of IA32 FEATURE CONTROL

<sup>1.</sup> See the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide.

<sup>2.</sup> An MVMM is sometimes referred to as a measured launched environment (MLE). See the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide.

Table 7-1. Lay	out of IA32	<b>FEATURE</b>	CONTROL

7:3	Reserved
14:8	SENTER Local Function Enables: When set, each bit in the field represents an enable control for a corresponding SENTER function.
15	SENTER Global Enable: Must be set to '1' to enable operation of GETSEC[SENTER].
16	Reserved
17	SGX Launch Control Enable: Must be set to '1' to enable runtime re-configuration of SGX Launch Control via the IA32_SGXLEPUBKEYHASHn MSR.
18	SGX Global Enable: Must be set to '1' to enable Intel SGX leaf functions.
19	Reserved
20	LMCE On: When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single logical processor.
63:21	Reserved

- Bit 0 is a lock bit. If the lock bit is clear, an attempt to execute VMXON will cause a general-protection
  exception. Attempting to execute GETSEC[SENTER] when the lock bit is clear will also cause a generalprotection exception. If the lock bit is set, WRMSR to the IA32\_FEATURE\_CONTROL MSR will cause a generalprotection exception. Once the lock bit is set, the MSR cannot be modified until a power-on reset. System BIOS
  can use this bit to provide a setup option for BIOS to disable support for VMX, SMX or both VMX and SMX.
- Bit 1 enables VMX in SMX operation (between executing the SENTER and SEXIT leaves of GETSEC). If this bit
  is clear, an attempt to execute VMXON in SMX will cause a general-protection exception if executed in SMX
  operation. Attempts to set this bit on logical processors that do not support both VMX operation (Chapter 7,
  "Safer Mode Extensions Reference") and SMX operation cause general-protection exceptions.
- Bit 2 enables VMX outside SMX operation. If this bit is clear, an attempt to execute VMXON will cause a general-protection exception if executed outside SMX operation. Attempts to set this bit on logical processors that do not support VMX operation cause general-protection exceptions.
- Bits 8 through 14 specify enabled functionality of the SENTER leaf function. Each bit in the field represents an enable control for a corresponding SENTER function. Only enabled SENTER leaf functionality can be used when executing SENTER.
- Bits 15 specify global enable of all SENTER functionalities.

# 7.2.2 SMX Instruction Summary

System software must first query for available GETSEC leaf functions by executing GETSEC[CAPABILITIES]. The CAPABILITIES leaf function returns a bit map of available GETSEC leaves. An attempt to execute an unsupported leaf index results in an undefined opcode (#UD) exception.

## 7.2.2.1 GETSEC[CAPABILITIES]

The SMX functionality provides an architectural interface for newer processor generations to extend SMX capabilities. Specifically, the GETSEC instruction provides a capability leaf function for system software to discover the available GETSEC leaf functions that are supported in a processor. Table 7-2 lists the currently available GETSEC leaf functions.

Index (EAX)	Leaf function	Description	
0	CAPABILITIES	Returns the available leaf functions of the GETSEC instruction.	
1	Undefined	Reserved	
2	ENTERACCS	Enter	
3	EXITAC	Exit	
4	SENTER	Launch an MLE.	
5	SEXIT	Exit the MLE.	
6	PARAMETERS	Return SMX related parameter information.	
7	SMCTRL	SMX mode control.	
8	WAKEUP	Wake up sleeping processors in safer mode.	
9 - (4G-1)	Undefined	Reserved	

Table 7-2. GETSEC Leaf Functions

# 7.2.2.2 GETSEC[ENTERACCS]

The GETSEC[ENTERACCS] leaf enables authenticated code execution mode. The ENTERACCS leaf function performs an authenticated code module load using the chipset public key as the signature verification. ENTERACCS requires the existence of an Intel® Trusted Execution Technology capable chipset since it unlocks the chipset private configuration register space after successful authentication of the loaded module. The physical base address and size of the authenticated code module are specified as input register values in EBX and ECX, respectively.

While in the authenticated code execution mode, certain processor state properties change. For this reason, the time in which the processor operates in authenticated code execution mode should be limited to minimize impact on external system events.

Upon entry into, the previous paging context is disabled (since the authenticated code module image is specified with physical addresses and can no longer rely upon external memory-based page-table structures).

Prior to executing the GETSEC[ENTERACCS] leaf, system software must ensure the logical processor issuing GETSEC[ENTERACCS] is the boot-strap processor (BSP), as indicated by IA32\_APIC\_BASE.BSP = 1. System software must ensure other logical processors are in a suitable idle state and not marked as BSP.

The GETSEC[ENTERACCS] leaf may be used by different agents to load different authenticated code modules to perform functions related to different aspects of a measured environment, for example system software and Intel® TXT enabled BIOS may use more than one authenticated code modules.

### 7.2.2.3 GETSEC[EXITAC]

GETSEC[EXITAC] takes the processor out of authenticated code execution mode. When this instruction leaf is executed, the contents of the authenticated code execution area are scrubbed and control is transferred to the non-authenticated context defined by a near pointer passed with the GETSEC[EXITAC] instruction.

The authenticated code execution area is no longer accessible after completion of GETSEC[EXITAC]. RBX (or EBX) holds the address of the near absolute indirect target to be taken.

## 7.2.2.4 GETSEC[SENTER]

The GETSEC[SENTER] leaf function is used by the initiating logical processor (ILP) to launch an MLE. GETSEC[SENTER] can be considered a superset of the ENTERACCS leaf, because it enters as part of the measured environment launch.

Measured environment startup consists of the following steps:

- the ILP rendezvous the responding logical processors (RLPs) in the platform into a controlled state (At the completion of this handshake, all the RLPs except for the ILP initiating the measured environment launch are placed in a newly defined SENTER sleep state).
- Load and authenticate the authenticated code module required by the measured environment, and enter authenticated code execution mode.
- Verify and lock certain system configuration parameters.
- Measure the dynamic root of trust and store into the PCRs in TPM.
- Transfer control to the MLE with interrupts disabled.

Prior to executing the GETSEC[SENTER] leaf, system software must ensure the platform's TPM is ready for access and the ILP is the boot-strap processor (BSP), as indicated by IA32\_APIC\_BASE.BSP. System software must ensure other logical processors (RLPs) are in a suitable idle state and not marked as BSP.

System software launching a measurement environment is responsible for providing a proper authenticate code module address when executing GETSEC[SENTER]. The AC module responsible for the launch of a measured environment and loaded by GETSEC[SENTER] is referred to as SINIT. See *Intel*® *Trusted Execution Technology Measured Launched Environment Programming Guide* for additional information on system software requirements prior to executing GETSEC[SENTER].

## 7.2.2.5 GETSEC[SEXIT]

System software exits the measured environment by executing the instruction GETSEC[SEXIT] on the ILP. This instruction rendezvous the responding logical processors in the platform for exiting from the measured environment. External events (if left masked) are unmasked and Intel® TXT-capable chipset's private configuration space is re-locked.

# 7.2.2.6 GETSEC[PARAMETERS]

The GETSEC[PARAMETERS] leaf function is used to report attributes, options, and limitations of SMX operation. Software uses this leaf to identify operating limits or additional options.

The information reported by GETSEC[PARAMETERS] may require executing the leaf multiple times using EBX as an index. If the GETSEC[PARAMETERS] instruction leaf or if a specific parameter field is not available, then SMX operation should be interpreted to use the default limits of respective GETSEC leaves or parameter fields defined in the GETSEC[PARAMETERS] leaf.

# 7.2.2.7 GETSEC[SMCTRL]

The GETSEC[SMCTRL] leaf function is used for providing additional control over specific conditions associated with the SMX architecture. An input register is supported for selecting the control operation to be performed. See the specific leaf description for details on the type of control provided.

# 7.2.2.8 GETSEC[WAKEUP]

Responding logical processors (RLPs) are placed in the SENTER sleep state after the initiating logical processor executes GETSEC[SENTER]. The ILP can wake up RLPs to join the measured environment by using GETSEC[WAKEUP]. When the RLPs in SENTER sleep state wake up, these logical processors begin execution at the entry point defined in a data structure held in system memory (pointed to by an chipset register LT.MLE.JOIN) in TXT configuration space.

### 7.2.3 Measured Environment and SMX

This section gives a simplified view of a representative life cycle of a measured environment that is launched by a system executive using SMX leaf functions. The *Intel*® *Trusted Execution Technology Measured Launched Environment Programming Guide* provides more detailed examples of using SMX and chipset resources (including chipset registers, Trusted Platform Module) to launch an MVMM.

The life cycle starts with the system executive (an OS, an OS loader, and so forth) loading the MLE and SINIT AC module into available system memory. The system executive must validate and prepare the platform for the measured launch. When the platform is properly configured, the system executive executes GETSEC[SENTER] on the initiating logical processor (ILP) to rendezvous the responding logical processors into an SENTER sleep state, the ILP then enters into using the SINIT AC module. In a multi-threaded or multi-processing environment, the system executive must ensure that other logical processors are already in an idle loop, or asleep (such as after executing HLT) before executing GETSEC[SENTER].

After the GETSEC[SENTER] rendezvous handshake is performed between all logical processors in the platform, the ILP loads the chipset authenticated code module (SINIT) and performs an authentication check. If the check passes, the processor hashes the SINIT AC module and stores the result into TPM PCR 17. It then switches execution context to the SINIT AC module. The SINIT AC module will perform a number of platform operations, including: verifying the system configuration, protecting the system memory used by the MLE from I/O devices capable of DMA, producing a hash of the MLE, storing the hash value in TPM PCR 18, and various other operations. When SINIT completes execution, it executes the GETSEC[EXITAC] instruction and transfers control the MLE at the designated entry point.

Upon receiving control from the SINIT AC module, the MLE must establish its protection and isolation controls before enabling DMA and interrupts and transferring control to other software modules. It must also wake up the RLPs from their SENTER sleep state using the GETSEC[WAKEUP] instruction and bring them into its protection and isolation environment.

While executing in a measured environment, the MVMM can access the Trusted Platform Module (TPM) in locality 2. The MVMM has complete access to all TPM commands and may use the TPM to report current measurement values or use the measurement values to protect information such that only when the platform configuration registers (PCRs) contain the same value is the information released from the TPM. This protection mechanism is known as sealing.

A measured environment shutdown is ultimately completed by executing GETSEC[SEXIT]. Prior to this step system software is responsible for scrubbing sensitive information left in the processor caches, system memory.

## 7.3 GETSEC LEAF FUNCTIONS

This section provides detailed descriptions of each leaf function of the GETSEC instruction. GETSEC is available only if CPUID.01H:ECX[Bit 6] = 1. This indicates the availability of SMX and the GETSEC instruction. Before GETSEC can be executed, SMX must be enabled by setting CR4.SMXE[Bit 14] = 1.

A GETSEC leaf can only be used if it is shown to be available as reported by the GETSEC[CAPABILITIES] function. Attempts to access a GETSEC leaf index not supported by the processor, or if CR4.SMXE is 0, results in the signaling of an undefined opcode exception.

All GETSEC leaf functions are available in protected mode, including the compatibility sub-mode of IA-32e mode and the 64-bit sub-mode of IA-32e mode. Unless otherwise noted, the behavior of all GETSEC functions and interactions related to the measured environment are independent of IA-32e mode. This also applies to the interpretation of register widths passed as input parameters to GETSEC functions and to register results returned as output parameters.

This chapter uses the 64-bit notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because processors that support SMX also support Intel 64 Architecture. The MVMM can be launched in IA-32e mode or outside IA-32e mode. The 64-bit notation of processor registers also refer to its 32-bit forms if SMX is used in 32-bit environment. In some places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register.

The GETSEC functions ENTERACCS, SENTER, SEXIT, and WAKEUP require a Intel<sup>®</sup> TXT capable-chipset to be present in the platform. The GETSEC[CAPABILITIES] returned bit vector in position 0 indicates an Intel<sup>®</sup> TXT-capable chipset has been sampled present<sup>1</sup> by the processor.

The processor's operating mode also affects the execution of the following GETSEC leaf functions: SMCTRL, ENTER-ACCS, EXITAC, SENTER, SEXIT, and WAKEUP. These functions are only allowed in protected mode at CPL = 0. They are not allowed while in SMM in order to prevent potential intra-mode conflicts. Further execution qualifications exist to prevent potential architectural conflicts (for example: nesting of the measured environment or authenticated code execution mode). See the definitions of the GETSEC leaf functions for specific requirements.

For the purpose of performance monitor counting, the execution of GETSEC functions is counted as a single instruction with respect to retired instructions. The response by a responding logical processor (RLP) to messages associated with GETSEC[SENTER] or GTSEC[SEXIT] is transparent to the retired instruction count on the ILP.

<sup>1.</sup> Sampled present means that the processor sent a message to the chipset and the chipset responded that it (a) knows about the message and (b) is capable of executing SENTER. This means that the chipset CAN support Intel® TXT, and is configured and WILLING to support it.

# GETSEC[CAPABILITIES]—Report the SMX Capabilities

Opcode	Instruction	Description
NP 0F 37	GETSEC[CAPABILITIES]	Report the SMX capabilities.
(EAX = 0)		The capabilities index is input in EBX with the result returned in EAX.

## **Description**

The GETSEC[CAPABILITIES] function returns a bit vector of supported GETSEC leaf functions. The CAPABILITIES leaf of GETSEC is selected with EAX set to 0 at entry. EBX is used as the selector for returning the bit vector field in EAX. GETSEC[CAPABILITIES] may be executed at all privilege levels, but the CR4.SMXE bit must be set or an undefined opcode exception (#UD) is returned.

With EBX = 0 upon execution of GETSEC[CAPABILITIES], EAX returns the a bit vector representing status on the presence of a Intel $^{\textcircled{R}}$  TXT-capable chipset and the first 30 available GETSEC leaf functions. The format of the returned bit vector is provided in Table 7-3.

If bit 0 is set to 1, then an Intel<sup>®</sup> TXT-capable chipset has been sampled present by the processor. If bits in the range of 1-30 are set, then the corresponding GETSEC leaf function is available. If the bit value at a given bit index is 0, then the GETSEC leaf function corresponding to that index is unsupported and attempted execution results in a #UD.

Bit 31 of EAX indicates if further leaf indexes are supported. If the Extended Leafs bit 31 is set, then additional leaf functions are accessed by repeating GETSEC[CAPABILITIES] with EBX incremented by one. When the most significant bit of EAX is not set, then additional GETSEC leaf functions are not supported; indexing EBX to a higher value results in EAX returning zero.

Table 7-3. GETSEC Capability Result Encoding (EBX = 0)

Field	Bit position	Description
Chipset Present	0	Intel® TXT-capable chipset is present.
Undefined	1	Reserved
ENTERACCS	2	GETSEC[ENTERACCS] is available.
EXITAC	3	GETSEC[EXITAC] is available.
SENTER	4	GETSEC[SENTER] is available.
SEXIT	5	GETSEC[SEXIT] is available.
PARAMETERS	6	GETSEC[PARAMETERS] is available.
SMCTRL	7	GETSEC[SMCTRL] is available.
WAKEUP	8	GETSEC[WAKEUP] is available.
Undefined	30:9	Reserved
Extended Leafs	31	Reserved for extended information reporting of GETSEC capabilities.

```
Operation
IF (CR4.SMXE=0)
   THEN #UD;
ELSIF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
IF (EBX=0) THEN
        BitVector := 0;
        IF (TXT chipset present)
            BitVector[Chipset present] := 1;
        IF (ENTERACCS Available)
            THEN BitVector[ENTERACCS] := 1;
        IF (EXITAC Available)
            THEN BitVector[EXITAC] := 1;
       IF (SENTER Available)
            THEN BitVector[SENTER] := 1;
        IF (SEXIT Available)
            THEN BitVector[SEXIT] := 1;
        IF (PARAMETERS Available)
            THEN BitVector[PARAMETERS] := 1;
        IF (SMCTRL Available)
            THEN BitVector[SMCTRL] := 1;
        IF (WAKEUP Available)
            THEN BitVector[WAKEUP] := 1;
        EAX := BitVector:
FLSE
   EAX := 0:
END::
Flags Affected
None.
Use of Prefixes
LOCK
                       Causes #UD.
REP*
```

Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NΡ 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored. Address size Ignored. REX Ignored.

### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

### **Real-Address Mode Exceptions**

If CR4.SMXE = 0. #UD

### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

### **Compatibility Mode Exceptions**

#UD If CR4.SMXE = 0.

# **64-Bit Mode Exceptions**

#UD If CR4.SMXE = 0.

## **VM-exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[ENTERACCS]—Execute Authenticated Chipset Code

Opcode	Instruction	Description
NP 0F 37	GETSEC[ENTERACCS]	Enter authenticated code execution mode.
(EAX = 2)		EBX holds the authenticated code module physical base address. ECX holds the authenticated code module size (bytes).

#### **Description**

The GETSEC[ENTERACCS] function loads, authenticates, and executes an authenticated code module using an Intel® TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry.

There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction:

- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and EFLAGS.VM = 0.
- Processor cache must be available and not disabled, that is, CR0.CD and CR0.NW bits must be 0.
- For processor packages containing more than one logical processor, CR0.CD is checked to ensure consistency between enabled logical processors.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not already be in authenticated code execution mode as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction without a subsequent exiting using GETSEC[EXITAC]).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction
  if it currently is in SMM or VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction must also be designated the BSP (boot-strap processor) as defined by IA32 APIC BASE.BSP (Bit 8).

Failure to conform to the above conditions results in the processor signaling a general protection exception.

Prior to execution of the ENTERACCS leaf, other logical processors, i.e., RLPs, in the platform must be:

- Idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated processors), or
- In the SENTER sleep state as initiated by a GETSEC[SENTER] from the initiating logical processor (ILP).

If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS signals a general protection exception. The same requirement and action applies if the other logical processor(s) of the same package do not have CRO.CD = 0.

A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to reaching this point, the processor performs several checks. These include:

- Establish and check the location and size of the specified authenticated code module to be executed by the processor.
- Inhibit the ILP's response to the external events: INIT, A20M, NMI, and SMI.
- Broadcast a message to enable protection of memory and I/O from other processor agents.
- Load the designated code module into an authenticated code execution area.
- Isolate the contents of the authenticated code execution area from further state modification by external
  agents.
- Authenticate the authenticated code module.
- Initialize the initiating logical processor state based on information contained in the authenticated code module header.
- Unlock the Intel<sup>®</sup> TXT-capable chipset private configuration space and TPM locality 3 space.

Begin execution in the authenticated code module at the defined entry point.

The GETSEC[ENTERACCS] function requires two additional input parameters in the general purpose registers EBX and ECX. EBX holds the authenticated code (AC) module physical base address (the AC module must reside below 4 GBytes in physical address space) and ECX holds the AC module size (in bytes). The physical base address and size are used to retrieve the code module from system memory and load it into the internal authenticated code execution area. The base physical address is checked to verify it is on a modulo-4096 byte boundary. The size is verified to be a multiple of 64, that it does not exceed the internal authenticated code execution area capacity (as reported by GETSEC[CAPABILITIES]), and that the top address of the AC module does not exceed 32 bits. An error condition results in an abort of the authenticated code execution launch and the signaling of a general protection exception.

As an integrity check for proper processor hardware operation, execution of GETSEC[ENTERACCS] will also check the contents of all the machine check status registers (as reported by the MSRs IA32\_MCi\_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32\_MCG\_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must not be asserted, indicating that no machine check exception processing is currently in progress. These checks are performed prior to initiating the load of the authenticated code module. Any outstanding valid uncorrectable machine check error condition present in these status registers at this point will result in the processor signaling a general protection violation.

The ILP masks the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. This masking remains active until optionally unmasked by GETSEC[EXITAC] (this defined unmasking behavior assumes GETSEC[ENTERACCS] was not executed by a prior GETSEC[SENTER]). The purpose of this masking control is to prevent exposure to existing external event handlers that may not be under the control of the authenticated code module.

The ILP sets an internal flag to indicate it has entered authenticated code execution mode. The state of the A20M pin is likewise masked and forced internally to a de-asserted state so that any external assertion is not recognized during authenticated code execution mode.

To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) access and I/O originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Prior to launching the authenticated execution module using GETSEC[ENTERACCS] or GETSEC[SENTER], the processor's MTRRs (Memory Type Range Registers) must first be initialized to map out the authenticated RAM addresses as WB (writeback). Failure to do so may affect the ability for the processor to maintain isolation of the loaded authenticated code module. If the processor detected this requirement is not met, it will signal an Intel® TXT reset condition with an error code during the loading of the authenticated code module.

While physical addresses within the load module must be mapped as WB, the memory type for locations outside of the module boundaries must be mapped to one of the supported memory types as returned by GETSEC[PARAMETERS] (or UC as default).

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

At the successful completion of GETSEC[ENTERACCS], the architectural state of the processor is partially initialized from contents held in the header of the authenticated code module. The processor GDTR, CS, and DS selectors are initialized from fields within the authenticated code module. Since the authenticated code module must be relocatable, all address references must be relative to the authenticated code module base address in EBX. The processor GDTR base value is initialized to the AC module header field GDTBasePtr + module base address held in EBX and the GDTR limit is set to the value in the GDTLimit field. The CS selector is initialized to the AC module header SegSel field, while the DS selector is initialized to CS + 8. The segment descriptor fields are implicitly initialized to BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write access for DS, and execute/read access for CS. The processor begins the authenticated code module execution with the EIP set to the AC module header EntryPoint field + module base address (EBX). The AC module based fields used for initializing the processor state are checked for consistency and any failure results in a shutdown condition.

A summary of the register state initialization after successful completion of GETSEC[ENTERACCS] is given for the processor in Table 7-4. The paging is disabled upon entry into authenticated code execution mode. The authenticated code module is loaded and initially executed using physical addresses. It is up to the system software after execution of GETSEC[ENTERACCS] to establish a new (or restore its previous) paging environment with an appropriate mapping to meet new protection requirements. EBP is initialized to the authenticated code module base physical address for initial execution in the authenticated environment. As a result, the authenticated code can reference EBP for relative address based references, given that the authenticated code module must be position independent.

Table 7-4. Register State Initialization After GETSEC[ENTERACCS]

Register State	Initialization Status	Comment
CR0	$PG\leftarrow 0$ , $AM\leftarrow 0$ , $WP\leftarrow 0$ : Others unchanged	Paging, Alignment Check, Write-protection are disabled.
CR4	$MCE \leftarrow 0$ , $CET \leftarrow 0$ , $PCIDE \leftarrow 0$ : Others unchanged	Machine Check Exceptions, Control-flow Enforcement Technology, and Process-context Identifiers disabled.
EFLAGS	0000002H	
IA32_EFER	OH	IA-32e mode disabled.
EIP	AC.base + EntryPoint	AC.base is in EBX as input to GETSEC[ENTERACCS].
[E R]BX	Pre-ENTERACCS state: Next [E R]IP prior to GETSEC[ENTERACCS]	Carry forward 64-bit processor state across GETSEC[ENTERACCS].
ECX	Pre-ENTERACCS state: [31:16]=GDTR.limit; [15:0]=CS.sel	Carry forward processor state across GETSEC[ENTERACCS].
[E R]DX	Pre-ENTERACCS state: GDTR base	Carry forward 64-bit processor state across GETSEC[ENTERACCS].
EBP	AC.base	
CS	Sel=[SegSel], base=0, limit=FFFFFh, G=1, D=1, AR=9BH	
DS	Sel=[SegSel] +8, base=0, limit=FFFFFh, G=1, D=1, AR=93H	
GDTR	Base= AC.base (EBX) + [GDTBasePtr], Limit=[GDTLimit]	
DR7	00000400H	
IA32_DEBUGCTL	OH	
IA32_MISC_ENABLE	See Table 7-5 for example.	The number of initialized fields may change due to processor implementation.
Performance counters and counter control registers	ОН	

The segmentation related processor state that has not been initialized by GETSEC[ENTERACCS] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in ES, SS, FS, GS, TR, and LDTR might not be valid.

The MSR IA32\_EFER is also unconditionally cleared as part of the processor state initialized by ENTERACCS. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be reestablished in order to establish IA-32e mode while operating in authenticated code execution mode.

Debug exception and trap related signaling is also disabled as part of GETSEC[ENTERACCS]. This is achieved by resetting DR7, TF in EFLAGs, and the MSR IA32\_DEBUGCTL. These debug functions are free to be re-enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly initialized following entry into authenticated code execution mode. Also, any pending single-step trap condition will have been cleared upon entry into this mode.

Performance related counters and counter control registers are cleared as part of execution of ENTERACCS. This implies any active performance counters at any time of ENTERACCS execution will be disabled. To reactive the processor performance counters, this state must be re-initialized and re-enabled.

The IA32\_MISC\_ENABLE MSR is initialized upon entry into authenticated execution mode. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings (See the footnote for Table 7-5.). The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. One of the impacts of initializing this MSR is any previous condition established by the MONITOR instruction will be cleared.

To support the possible return to the processor architectural state prior to execution of GETSEC[ENTERACCS], certain critical processor state is captured and stored in the general- purpose registers at instruction completion. [E|R]BX holds effective address ([E|R]IP) of the instruction that would execute next after GETSEC[ENTERACCS], ECX[15:0] holds the CS selector value, ECX[31:16] holds the GDTR limit field, and [E|R]DX holds the GDTR base field. The subsequent authenticated code can preserve the contents of these registers so that this state can be manually restored if needed, prior to exiting authenticated code execution mode with GETSEC[EXITAC]. For the processor state after exiting authenticated code execution mode, see the description of GETSEC[SEXIT].

Field	Bit position	Description
Fast strings enable	0	Clear to 0.
FOPCODE compatibility mode enable	2	Clear to 0.
Thermal monitor enable	3	Set to 1 if other thermal monitor capability is not enabled. <sup>2</sup>
Split-lock disable	4	Clear to 0.
Bus lock on cache line splits disable	8	Clear to 0.
Hardware prefetch disable	9	Clear to 0.
GV1/2 legacy enable	15	Clear to 0.
MONITOR/MWAIT s/m enable	18	Clear to 0.
Adjacent sector prefetch disable	19	Clear to 0.

Table 7-5. IA32 MISC ENABLE MSR Initialization by ENTERACCS and SENTER

#### NOTES:

- 1. The number of IA32\_MISC\_ENABLE fields that are initialized may vary due to processor implementations.
- 2. ENTERACCS (and SENTER) initialize the state of processor thermal throttling such that at least a minimum level is enabled. If thermal throttling is already enabled when executing one of these GETSEC leaves, then no change in the thermal throttling control settings will occur. If thermal throttling is disabled, then it will be enabled via setting of the thermal throttle control bit 3 as a result of executing these GETSEC leaves.

The IDTR will also require reloading with a new IDT context after entering authenticated code execution mode, before any exceptions or the external interrupts INTR and NMI can be handled. Since external interrupts are reenabled at the completion of authenticated code execution mode (as terminated with EXITAC), it is recommended that a new IDT context be established before this point. Until such a new IDT context is established, the programmer must take care in not executing an INT n instruction or any other operation that would result in an exception or trap signaling.

Prior to completion of the GETSEC[ENTERACCS] instruction and after successful authentication of the AC module, the private configuration space of the Intel TXT chipset is unlocked. The authenticated code module alone can gain access to this normally restricted chipset state for the purpose of securing the platform.

Once the authenticated code module is launched at the completion of GETSEC[ENTERACCS], it is free to enable interrupts by setting EFLAGS.IF and enable NMI by execution of IRET. This presumes that it has re-established interrupt handling support through initialization of the IDT, GDT, and corresponding interrupt handling code.

#### Operation in a Uni-Processor Platform

```
(* The state of the internal flag ACMODEFLAG persists across instruction boundary *)
IF (CR4.SMXE=0)
   THEN #UD:
ELSIF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported)
   THEN #UD:
ELSIF ((in VMX operation) or
   (CR0.PE=0) or (CR0.CD=1) or (CR0.NW=1) or (CR0.NE=0) or
   (CPL>0) or (EFLAGS.VM=1) or
   (IA32_APIC_BASE.BSP=0) or
   (TXT chipset not present) or
   (ACMODEFLAG=1) or (IN_SMM=1))
        THEN #GP(0):
IF (GETSEC[PARAMETERS].Parameter_Type = 5, MCA_Handling (bit 6) = 0)
   FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
        IF (IA32_MC[I]_STATUS = uncorrectable error)
            THEN #GP(0):
   OD:
FI:
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
   THEN #GP(0);
ACBASE := EBX:
ACSIZE := ECX:
IF (((ACBASE MOD 4096) $\neq 0\) or ((ACSIZE MOD 64) $\neq 0\) or (ACSIZE < minimum module size) OR (ACSIZE > authenticated RAM
capacity)) or ((ACBASE+ACSIZE) > (2^32 -1)))
   THEN #GP(0);
IF (secondary thread(s) CR0.CD = 1) or ((secondary thread(s) NOT(wait-for-SIPI)) and
   (secondary thread(s) not in SENTER sleep state)
   THEN #GP(0):
Mask SMI, INIT, A20M, and NMI external pin events;
IA32_MISC_ENABLE := (IA32_MISC_ENABLE & MASK_CONST*)
(* The hexadecimal value of MASK CONST may vary due to processor implementations *)
A20M := 0;
IA32 DEBUGCTL := 0;
Invalidate processor TLB(s);
Drain Outgoing Transactions;
ACMODEFLAG := 1;
SignalTXTMessage(ProcessorHold);
Load the internal ACRAM based on the AC module size;
(* Ensure that all ACRAM loads hit Write Back memory space *)
IF (ACRAM memory type \neq WB)
   THEN TXT-SHUTDOWN(#BadACMMType);
IF (AC module header version is not supported) OR (ACRAM[ModuleType] \neq 2)
   THEN TXT-SHUTDOWN(#UnsupportedACM);
(* Authenticate the AC Module and shutdown with an error if it fails *)
KEY := GETKEY(ACRAM, ACBASE);
KEYHASH := HASH(KEY);
CSKEYHASH := READ(TXT.PUBLIC.KEY);
IF (KEYHASH ≠ CSKEYHASH)
   THEN TXT-SHUTDOWN(#AuthenticateFail);
SIGNATURE := DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE LEN CONST is implementation-specific*)
```

```
FOR I=0 to SIGNATURE LEN CONST - 1 DO
   ACRAM[SCRATCH.I] := SIGNATURE[I];
COMPUTEDSIGNATURE := HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE LEN CONST - 1 DO
   ACRAM[SCRATCH.SIGNATURE LEN CONST+I] := COMPUTEDSIGNATURE[I];
IF (SIGNATURE ≠ COMPUTEDSIGNATURE)
   THEN TXT-SHUTDOWN(#AuthenticateFail);
ACMCONTROL := ACRAM[CodeControl];
IF ((ACMCONTROL.0 = 0) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
   THEN TXT-SHUTDOWN(#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set)
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch size)) OR
   ((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE))
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACMCONTROL.0 = 1) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
   THEN ACEntryPoint := ACBASE+ACRAM[ErrorEntryPoint];
ELSE
   ACEntryPoint := ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) OR (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch size)))THEN TXT-SHUTDOWN(#BadACMFormat);
IF (ACRAM[GDTLimit] & FFFF0000h)
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SeqSel] > (ACRAM[GDTLimit] - 15)) OR (ACRAM[SeqSel] < 8))
   THEN TXT-SHUTDOWN(#BadACMFormat):
IF ((ACRAM[SeqSel].TI=1) OR (ACRAM[SeqSel].RPL≠0))
   THEN TXT-SHUTDOWN(#BadACMFormat);
CR0.[PG.AM.WP] := 0;
CR4.MCE := 0;
EFLAGS := 00000002h;
IA32 EFER := 0h;
[EIR]BX := [EIR]IP of the instruction after GETSEC[ENTERACCS];
ECX := Pre-GETSEC[ENTERACCS] GDT.limit:CS.sel;
[E|R]DX := Pre-GETSEC[ENTERACCS] GDT.base;
EBP := ACBASE;
GDTR.BASE := ACBASE+ACRAM[GDTBasePtr];
GDTR.LIMIT := ACRAM[GDTLimit];
CS.SEL := ACRAM[SeqSel];
CS.BASE := 0;
CS.LIMIT := FFFFFh;
CS.G := 1;
CS.D := 1;
CS.AR := 9Bh;
DS.SEL := ACRAM[SegSel]+8;
DS.BASE := 0;
DS.LIMIT := FFFFFh;
DS.G := 1:
DS.D := 1;
DS.AR := 93h:
DR7 := 00000400h;
IA32 DEBUGCTL := 0;
SignalTXTMsq(OpenPrivate);
SignalTXTMsq(OpenLocality3);
EIP := ACEntryPoint;
```

END;

### Flags Affected

All flags are cleared.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored.

Address size Ignored.

REX Ignored.

#### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.CD = 1 or CR0.NW = 1 or CR0.NE = 0 or CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.

If a Intel® TXT-capable chipset is not present.

If in VMX root operation.

If the initiating processor is not designated as the bootstrap processor via the MSR bit

IA32 APIC BASE.BSP.

If the processor is already in authenticated code execution mode.

If the processor is in SMM.

If a valid uncorrectable machine check error is logged in IA32 MC[I] STATUS.

If the authenticated code base is not on a 4096 byte boundary.

If the authenticated code size > processor internal authenticated code area capacity.

If the authenticated code size is not modulo 64.

If other enabled logical processor(s) of the same package CR0.CD = 1.

If other enabled logical processor(s) of the same package are not in the wait-for-SIPI or

SENTER sleep state.

#### **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[ENTERACCS] is not recognized in real-address mode.

## Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[ENTERACCS] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[ENTERACCS] is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

All protected mode exceptions apply.

#GP If AC code module does not reside in physical address below 2^32 -1.

### **64-Bit Mode Exceptions**

All protected mode exceptions apply.

#GP If AC code module does not reside in physical address below 2^32 -1.

### **VM-exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[EXITAC]—Exit Authenticated Code Execution Mode

Opcode	Instruction	Description
NP 0F 37	GETSEC[EXITAC]	Exit authenticated code execution mode.
(EAX=3)		RBX holds the Near Absolute Indirect jump target and EDX hold the exit parameter flags.

## **Description**

The GETSEC[EXITAC] leaf function exits the ILP out of authenticated code execution mode established by GETSEC[ENTERACCS] or GETSEC[SENTER]. The EXITAC leaf of GETSEC is selected with EAX set to 3 at entry. EBX (or RBX, if in 64-bit mode) holds the near jump target offset for where the processor execution resumes upon exiting authenticated code execution mode. EDX contains additional parameter control information. Currently only an input value of 0 in EDX is supported. All other EDX settings are considered reserved and result in a general protection violation.

GETSEC[EXITAC] can only be executed if the processor is in protected mode with CPL = 0 and EFLAGS.VM = 0. The processor must also be in authenticated code execution mode. To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it is in SMM or in VMX operation. A violation of these conditions results in a general protection violation.

Upon completion of the GETSEC[EXITAC] operation, the processor unmasks responses to external event signals INIT#, NMI#, and SMI#. This unmasking is performed conditionally, based on whether the authenticated code execution mode was entered via execution of GETSEC[SENTER] or GETSEC[ENTERACCS]. If the processor is in authenticated code execution mode due to the execution of GETSEC[SENTER], then these external event signals will remain masked. In this case, A20M is kept disabled in the measured environment until the measured environment executes GETSEC[SEXIT]. INIT# is unconditionally unmasked by EXITAC. Note that any events that are pending, but have been blocked while in authenticated code execution mode, will be recognized at the completion of the GETSEC[EXITAC] instruction if the pin event is unmasked.

The intent of providing the ability to optionally leave the pin events SMI#, and NMI# masked is to support the completion of a measured environment bring-up that makes use of VMX. In this envisioned security usage scenario, these events will remain masked until an appropriate virtual machine has been established in order to field servicing of these events in a safer manner. Details on when and how events are masked and unmasked in VMX operation are described in Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3C. It should be cautioned that if no VMX environment is to be activated following GETSEC[EXITAC], that these events will remain masked until the measured environment is exited with GETSEC[SEXIT]. If this is not desired then the GETSEC function SMCTRL(0) can be used for unmasking SMI# in this context. NMI# can be correspondingly unmasked by execution of IRET.

A successful exit of the authenticated code execution mode requires the ILP to perform additional steps as outlined below:

- Invalidate the contents of the internal authenticated code execution area.
- Invalidate processor TLBs.
- Clear the internal processor AC Mode indicator flag.
- Re-lock the TPM locality 3 space.
- Unlock the Intel<sup>®</sup> TXT-capable chipset memory and I/O protections to allow memory and I/O activity by other processor agents.
- Perform a near absolute indirect jump to the designated instruction location.

The content of the authenticated code execution area is invalidated by hardware in order to protect it from further use or visibility. This internal processor storage area can no longer be used or relied upon after GETSEC[EXITAC]. Data structures need to be re-established outside of the authenticated code execution area if they are to be referenced after EXITAC. Since addressed memory content formerly mapped to the authenticated code execution area may no longer be coherent with external system memory after EXITAC, processor TLBs in support of linear to physical address translation are also invalidated.

Upon completion of GETSEC[EXITAC] a near absolute indirect transfer is performed with EIP loaded with the contents of EBX (based on the current operating mode size). In 64-bit mode, all 64 bits of RBX are loaded into RIP if REX.W precedes GETSEC[EXITAC]. Otherwise RBX is treated as 32 bits even while in 64-bit mode. Conventional CS limit checking is performed as part of this control transfer. Any exception conditions generated as part of this control transfer will be directed to the existing IDT; thus it is recommended that an IDTR should also be established prior to execution of the EXITAC function if there is a need for fault handling. In addition, any segmentation related (and paging) data structures to be used after EXITAC should be re-established or validated by the authenticated code prior to EXITAC.

In addition, any segmentation related (and paging) data structures to be used after EXITAC need to be re-established and mapped outside of the authenticated RAM designated area by the authenticated code prior to EXITAC. Any data structure held within the authenticated RAM allocated area will no longer be accessible after completion by EXITAC.

#### **Operation**

```
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
IF (CR4.SMXE=0)
   THEN #UD:
ELSIF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSIF (GETSEC leaf unsupported)
   THEN #UD;
ELSIF ((in VMX operation) or ( (in 64-bit mode) and ( RBX is non-canonical) )
   (CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or
   (ACMODEFLAG=0) or (IN SMM=1)) or (EDX \neq 0))
   THEN #GP(0);
IF (OperandSize = 32)
   THEN tempEIP := EBX;
ELSIF (OperandSize = 64)
   THEN tempEIP := RBX;
FI SF
   tempEIP := EBX AND 0000FFFFH;
IF (tempEIP > code segment limit)
   THEN #GP(0);
Invalidate ACRAM contents:
Invalidate processor TLB(s);
Drain outgoing messages;
SignalTXTMsq(CloseLocality3);
SignalTXTMsq(LockSMRAM);
SignalTXTMsg(ProcessorRelease);
Unmask INIT;
IF (SENTERFLAG=0)
   THEN Unmask SMI, INIT, NMI, and A20M pin event;
ELSEIF (IA32_SMM_MONITOR_CTL[0] = 0)
   THEN Unmask SMI pin event;
ACMODEFLAG := 0;
IF IA32 EFER.LMA == 1
   THEN CR3 := R8;
EIP := tempEIP;
END;
```

### Flags Affected

None.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored. Address size Ignored.

REX.W Sets 64-bit mode Operand size attribute.

### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.PE = 0 or CPL>0 or EFLAGS.VM =1.

If in VMX root operation.

If the processor is not currently in authenticated code execution mode.

If the processor is in SMM.

If any reserved bit position is set in the EDX parameter register.

## **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[EXITAC] is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[EXITAC] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[EXITAC] is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

All protected mode exceptions apply.

## **64-Bit Mode Exceptions**

All protected mode exceptions apply.

#GP(0) If the target address in RBX is not in a canonical form.

### **VM-Exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[SENTER]—Enter a Measured Environment

Opcode	Instruction	Description	
NP 0F 37	GETSEC[SENTER]	Launch a measured environment.	
(EAX=4)		EBX holds the SINIT authenticated code module physical base address.	
		ECX holds the SINIT authenticated code module size (bytes).	
		EDX controls the level of functionality supported by the measured environment launch.	

## **Description**

The GETSEC[SENTER] instruction initiates the launch of a measured environment and places the initiating logical processor (ILP) into the authenticated code execution mode. The SENTER leaf of GETSEC is selected with EAX set to 4 at execution. The physical base address of the AC module to be loaded and authenticated is specified in EBX. The size of the module in bytes is specified in ECX. EDX controls the level of functionality supported by the measured environment launch. To enable the full functionality of the protected environment launch, EDX must be initialized to zero.

The authenticated code base address and size parameters (in bytes) are passed to the GETSEC[SENTER] instruction using EBX and ECX respectively. The ILP evaluates the contents of these registers according to the rules for the AC module address in GETSEC[ENTERACCS]. AC module execution follows the same rules, as set by GETSEC[ENTERACCS].

The launching software must ensure that the TPM.ACCESS\_0.activeLocality bit is clear before executing the GETSEC[SENTER] instruction.

There are restrictions enforced by the processor for execution of the GETSEC[SENTER] instruction:

- Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and EFLAGS.VM = 0.
- Processor cache must be available and not disabled using the CR0.CD and NW bits.
- For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be set.
- An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on configuration capability field after reset.
- The processor can not be in authenticated code execution mode or already in a measured environment (as launched by a previous GETSEC[ENTERACCS] or GETSEC[SENTER] instruction).
- To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction if it currently is in SMM or VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[SENTER] instruction must also be designated the BSP (boot-strap processor) as defined by IA32 APIC BASE.BSP (Bit 8).
- EDX must be initialized to a setting supportable by the processor. Unless enumeration by the GETSEC[PARAM-ETERS] leaf reports otherwise, only a value of zero is supported.

Failure to abide by the above conditions results in the processor signaling a general protection violation.

This instruction leaf starts the launch of a measured environment by initiating a rendezvous sequence for all logical processors in the platform. The rendezvous sequence involves the initiating logical processor sending a message (by executing GETSEC[SENTER]) and other responding logical processors (RLPs) acknowledging the message, thus synchronizing the RLP(s) with the ILP.

In response to a message signaling the completion of rendezvous, RLPs clear the bootstrap processor indicator flag (IA32\_APIC\_BASE.BSP) and enter an SENTER sleep state. In this sleep state, RLPs enter an idle processor condition while waiting to be activated after a measured environment has been established by the system executive. RLPs in the SENTER sleep state can only be activated by the GETSEC leaf function WAKEUP in a measured environment.

A successful launch of the measured environment results in the initiating logical processor entering the authenticated code execution mode. Prior to reaching this point, the ILP performs the following steps internally:

- Inhibit processor response to the external events: INIT, A20M, NMI, and SMI.
- Establish and check the location and size of the authenticated code module to be executed by the ILP.
- Check for the existence of an Intel<sup>®</sup> TXT-capable chipset.
- Verify the current power management configuration is acceptable.
- Broadcast a message to enable protection of memory and I/O from activities from other processor agents.
- Load the designated AC module into authenticated code execution area.
- Isolate the content of authenticated code execution area from further state modification by external agents.
- Authenticate the AC module.
- Updated the Trusted Platform Module (TPM) with the authenticated code module's hash.
- Initialize processor state based on the authenticated code module header information.
- Unlock the Intel<sup>®</sup> TXT-capable chipset private configuration register space and TPM locality 3 space.
- Begin execution in the authenticated code module at the defined entry point.

As an integrity check for proper processor hardware operation, execution of GETSEC[SENTER] will also check the contents of all the machine check status registers (as reported by the MSRs IA32\_MCi\_STATUS) for any valid uncorrectable error condition. In addition, the global machine check status register IA32\_MCG\_STATUS MCIP bit must be cleared and the IERR processor package pin (or its equivalent) must be not asserted, indicating that no machine check exception processing is currently in-progress. These checks are performed twice: once by the ILP prior to the broadcast of the rendezvous message to RLPs, and later in response to RLPs acknowledging the rendezvous message. Any outstanding valid uncorrectable machine check error condition present in the machine check status registers at the first check point will result in the ILP signaling a general protection violation. If an outstanding valid uncorrectable machine check error condition is present at the second check point, then this will result in the corresponding logical processor signaling the more severe TXT-shutdown condition with an error code of 12.

Before loading and authentication of the target code module is performed, the processor also checks that the current voltage and bus ratio encodings correspond to known good values supportable by the processor. The MSR IA32\_PERF\_STATUS values are compared against either the processor supported maximum operating target setting, system reset setting, or the thermal monitor operating target. If the current settings do not meet any of these criteria then the SENTER function will attempt to change the voltage and bus ratio select controls in a processor-specific manner. This adjustment may be to the thermal monitor, minimum (if different), or maximum operating target depending on the processor.

This implies that some thermal operating target parameters configured by BIOS may be overridden by SENTER. The measured environment software may need to take responsibility for restoring such settings that are deemed to be safe, but not necessarily recognized by SENTER. If an adjustment is not possible when an out of range setting is discovered, then the processor will abort the measured launch. This may be the case for chipset controlled settings of these values or if the controllability is not enabled on the processor. In this case it is the responsibility of the external software to program the chipset voltage ID and/or bus ratio select settings to known good values recognized by the processor, prior to executing SENTER.

## **NOTE**

For a mobile processor, an adjustment can be made according to the thermal monitor operating target. For a quad-core processor the SENTER adjustment mechanism may result in a more conservative but non-uniform voltage setting, depending on the pre-SENTER settings per core.

The ILP and RLPs mask the response to the assertion of the external signals INIT#, A20M, NMI#, and SMI#. The purpose of this masking control is to prevent exposure to existing external event handlers until a protected handler has been put in place to directly handle these events. Masked external pin events may be unmasked conditionally or unconditionally via the GETSEC[EXITAC], GETSEC[SEXIT], GETSEC[SMCTRL] or for specific VMX related operations such as a VM entry or the VMXOFF instruction (see respective GETSEC leaves and Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more details). The state of the A20M pin is masked and forced internally to a de-asserted state so that external assertion is not recognized. A20M masking as set by

GETSEC[SENTER] is undone only after taking down the measured environment with the GETSEC[SEXIT] instruction or processor reset. INTR is masked by simply clearing the EFLAGS.IF bit. It is the responsibility of system software to control the processor response to INTR through appropriate management of EFLAGS.

To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, memory (excluding implicit write-back transactions) and I/O activities originating from other processor agents are blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes GETSEC[EXITAC].

Once the authenticated code module has been loaded into the authenticated code execution area, it is protected against further modification from external bus snoops. There is also a requirement that the memory type for the authenticated code module address range be WB (via initialization of the MTRRs prior to execution of this instruction). If this condition is not satisfied, it is a violation of security and the processor will force a TXT system reset (after writing an error code to the chipset LT.ERRORCODE register). This action is referred to as a Intel® TXT reset condition. It is performed when it is considered unreliable to signal an error through the conventional exception reporting mechanism.

To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM (ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can it depend on the value of the data used to fill the pad area.

Once successful authentication has been completed by the ILP, the computed hash is stored in a trusted storage facility in the platform. The following trusted storage facility are supported:

- If the platform register FTM\_INTERFACE\_ID.[bits 3:0] = 0, the computed hash is stored to the platform's TPM at PCR17 after this register is implicitly reset. PCR17 is a dedicated register for holding the computed hash of the authenticated code module loaded and subsequently executed by the GETSEC[SENTER]. As part of this process, the dynamic PCRs 18-22 are reset so they can be utilized by subsequently software for registration of code and data modules.
- If the platform register FTM\_INTERFACE\_ID.[bits 3:0] = 1, the computed hash is stored in a firmware trusted module (FTM) using a modified protocol similar to the protocol used to write to TPM's PCR17.

After successful execution of SENTER, either PCR17 (if FTM is not enabled) or the FTM (if enabled) contains the measurement of AC code and the SENTER launching parameters.

After authentication is completed successfully, the private configuration space of the Intel<sup>®</sup> TXT-capable chipset is unlocked so that the authenticated code module and measured environment software can gain access to this normally restricted chipset state. The Intel® TXT-capable chipset private configuration space can be locked later by software writing to the chipset LT.CMD.CLOSE-PRIVATE register or unconditionally using the GETSEC[SEXIT] instruction.

The SENTER leaf function also initializes some processor architecture state for the ILP from contents held in the header of the authenticated code module. Since the authenticated code module is relocatable, all address references are relative to the base address passed in via EBX. The ILP GDTR base value is initialized to EBX + [GDTBasePtr] and GDTR limit set to [GDTLimit]. The CS selector is initialized to the value held in the AC module header field SegSel, while the DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized implicitly with BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write/accessed for DS, SS, and ES, while execute/read/accessed for CS. Execution in the authenticated code module for the ILP begins with the EIP set to EBX + [EntryPoint]. AC module defined fields used for initializing processor state are consistency checked with a failure resulting in an TXT-shutdown condition.

Table 7-6 provides a summary of processor state initialization for the ILP and RLP(s) after successful completion of GETSEC[SENTER]. For both ILP and RLP(s), paging is disabled upon entry to the measured environment. It is up to the ILP to establish a trusted paging environment, with appropriate mappings, to meet protection requirements established during the launch of the measured environment. RLP state initialization is not completed until a subsequent wake-up has been signaled by execution of the GETSEC[WAKEUP] function by the ILP.

Table 7-6. Register State Initialization After GETSECISENTER1 and GETSECIWAKEUP1

Register State	ILP after GETSEC[SENTER]	RLP after GETSEC[WAKEUP]	
CR0	PG←0, AM←0, WP←0; Others unchanged	$PG\leftarrow 0$ , $CD\leftarrow 0$ , $NW\leftarrow 0$ , $AM\leftarrow 0$ , $WP\leftarrow 0$ ; $PE\leftarrow 1$ , $NE\leftarrow 1$	
CR4	00004000H	00004000H	
EFLAGS	0000002H	0000002H	
IA32_EFER	ОН	0	
EIP	[EntryPoint from MLE header <sup>1</sup> ]	[LT.MLE.JOIN + 12]	
EBX	Unchanged [SINIT.BASE]	Unchanged	
EDX	SENTER control flags	Unchanged	
EBP	SINIT.BASE	Unchanged	
CS	Sel=[SINIT SegSel], base=0, limit=FFFFFh, G=1, D=1, AR=9BH	Sel = [LT.MLE.JOIN + 8], base = 0, limit = FFFFFH, G = 1, D = 1, AR = 9BH	
DS, ES, SS	Sel=[SINIT SegSel] +8, base=0, limit=FFFFFh, G=1, D=1, AR=93H	, Sel = [LT.MLE.JOIN + 8] +8, base = 0, limit = FFFFFH, G = 1, D = 1, AR = 93H	
GDTR	Base= SINIT.base (EBX) + [SINIT.GDTBasePtr], Limit=[SINIT.GDTLimit]	Base = [LT.MLE.JOIN + 4], Limit = [LT.MLE.JOIN]	
DR7	00000400H	00000400H	
IA32_DEBUGCTL	ОН	ОН	
Performance counters and counter control registers	ОН	ОН	
IA32_MISC_ENABLE	See Table 7-5	See Table 7-5	
IA32_SMM_MONITOR_ CTL	Bit 2←0	Bit 2←0	

#### **NOTES:**

1. See the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide for MLE header format.

Segmentation related processor state that has not been initialized by GETSEC[SENTER] requires appropriate initialization before use. Since a new GDT context has been established, the previous state of the segment selector values held in FS, GS, TR, and LDTR may no longer be valid. The IDTR will also require reloading with a new IDT context after launching the measured environment before exceptions or the external interrupts INTR and NMI can be handled. In the meantime, the programmer must take care in not executing an INT n instruction or any other condition that would result in an exception or trap signaling.

Debug exception and trap related signaling is also disabled as part of execution of GETSEC[SENTER]. This is achieved by clearing DR7, TF in EFLAGs, and the MSR IA32\_DEBUGCTL as defined in Table 7-6. These can be reenabled once supporting exception handler(s), descriptor tables, and debug registers have been properly re-initialized following SENTER. Also, any pending single-step trap condition will be cleared at the completion of SENTER for both the ILP and RLP(s).

Performance related counters and counter control registers are cleared as part of execution of SENTER on both the ILP and RLP. This implies any active performance counters at the time of SENTER execution will be disabled. To reactive the processor performance counters, this state must be re-initialized and re-enabled.

Since MCE along with all other state bits (with the exception of SMXE) are cleared in CR4 upon execution of SENTER processing, any enabled machine check error condition that occurs will result in the processor performing the TXT-shutdown action. This also applies to an RLP while in the SENTER sleep state. For each logical processor CR4.MCE must be reestablished with a valid machine check exception handler to otherwise avoid an TXT-shutdown under such conditions.

The MSR IA32\_EFER is also unconditionally cleared as part of the processor state initialized by SENTER for both the ILP and RLP. Since paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be re-established if it is desired to enable IA-32e mode while operating in authenticated code execution mode.

The miscellaneous feature control MSR, IA32\_MISC\_ENABLE, is initialized as part of the measured environment launch. Certain bits of this MSR are preserved because preserving these bits may be important to maintain previously established platform settings. See the footnote for Table 7-5 The remaining bits are cleared for the purpose of establishing a more consistent environment for the execution of authenticated code modules. Among the impact of initializing this MSR, any previous condition established by the MONITOR instruction will be cleared.

### Effect of MSR IA32 FEATURE CONTROL MSR

Bits 15:8 of the IA32\_FEATURE\_CONTROL MSR affect the execution of GETSEC[SENTER]. These bits consist of two fields:

- Bit 15: a global enable control for execution of SENTER.
- Bits 14:8: a parameter control field providing the ability to qualify SENTER execution based on the level of functionality specified with corresponding EDX parameter bits 6:0.

The layout of these fields in the IA32\_FEATURE\_CONTROL MSR is shown in Table 7-1.

Prior to the execution of GETSEC[SENTER], the lock bit of IA32\_FEATURE\_CONTROL MSR must be bit set to affirm the settings to be used. Once the lock bit is set, only a power-up reset condition will clear this MSR. The IA32\_FEATURE\_CONTROL MSR must be configured in accordance to the intended usage at platform initialization. Note that this MSR is only available on SMX or VMX enabled processors. Otherwise, IA32\_FEATURE\_CONTROL is treated as reserved.

The Intel® Trusted Execution Technology Measured Launched Environment Programming Guide provides additional details and requirements for programming measured environment software to launch in an Intel TXT platform.

#### Operation in a Uni-Processor Platform

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

```
GETSEC[SENTER] (ILP Only):
IF (CR4.SMXE=0)
   THEN #UD;
ELSE IF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
   THEN #UD;
ELSE IF ((in VMX root operation) or
   (CR0.PE=0) or (CR0.CD=1) or (CR0.NW=1) or (CR0.NE=0) or
   (CPL>0) or (EFLAGS.VM=1) or
   (IA32 APIC BASE.BSP=0) or (TXT chipset not present) or
   (SENTERFLAG=1) or (ACMODEFLAG=1) or (IN SMM=1) or
   (TPM interface is not present) or
   (EDX \neq (SENTER_EDX_support_mask & EDX)) or
   (IA32_FEATURE_CONTROL[0]=0) or (IA32_FEATURE_CONTROL[15]=0) or
   ((IA32 FEATURE CONTROL[14:8] & EDX[6:0]) \neq EDX[6:0]))
       THEN #GP(0):
IF (GETSEC[PARAMETERS].Parameter Type = 5, MCA Handling (bit 6) = 0)
   FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
       IF IA32 MC[I] STATUS = uncorrectable error
            THEN #GP(0);
       FI:
   OD:
FI:
IF (IA32_MCG_STATUS.MCIP=1) or (IERR pin is asserted)
```

```
THEN #GP(0);
ACBASE := EBX:
ACSIZE := ECX;
IF (((ACBASE MOD 4096) \neq 0) or ((ACSIZE MOD 64) \neq 0 ) or (ACSIZE < minimum
   module size) or (ACSIZE > AC RAM capacity) or ((ACBASE+ACSIZE) > (2^32 -1)))
       THEN #GP(0);
Mask SMI, INIT, A20M, and NMI external pin events;
SignalTXTMsg(SENTER);
WHILE (no SignalSENTER message);
TXT SENTER MSG EVENT (ILP & RLP):
Mask and clear SignalSENTER event;
Unmask SignalSEXIT event;
IF (in VMX operation)
   THEN TXT-SHUTDOWN(#IllegalEvent);
FOR I = 0 to IA32_MCG_CAP.COUNT-1 DO
   IF IA32 MC[I] STATUS = uncorrectable error
       THEN TXT-SHUTDOWN(#UnrecovMCError);
   FI;
OD;
IF (IA32 MCG STATUS.MCIP=1) or (IERR pin is asserted)
   THEN TXT-SHUTDOWN(#UnrecovMCError);
IF (Voltage or bus ratio status are NOT at a known good state)
   THEN IF (Voltage select and bus ratio are internally adjustable)
       THEN
            Make product-specific adjustment on operating parameters;
       ELSE
            TXT-SHUTDOWN(#IllegalVIDBRatio);
FI;
IA32_MISC_ENABLE := (IA32_MISC_ENABLE & MASK_CONST*)
(* The hexadecimal value of MASK_CONST may vary due to processor implementations *)
A20M := 0;
IA32 DEBUGCTL := 0;
Invalidate processor TLB(s);
Drain outgoing transactions;
Clear performance monitor counters and control;
SENTERFLAG := 1;
SignalTXTMsq(SENTERAck);
IF (logical processor is not ILP)
   THEN GOTO RLP SENTER ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
   DONE := TXT.READ(LT.STS);
WHILE (not DONE):
SignalTXTMsg(SENTERContinue);
SignalTXTMsq(ProcessorHold);
FOR I=ACBASE to ACBASE+ACSIZE-1 DO
   ACRAM[I-ACBASE].ADDR := I;
   ACRAM[I-ACBASE].DATA := LOAD(I);
OD:
IF (ACRAM memory type \neq WB)
   THEN TXT-SHUTDOWN(#BadACMMType);
```

```
IF (AC module header version is not supported) OR (ACRAM[ModuleType] \neq 2)
   THEN TXT-SHUTDOWN(#UnsupportedACM);
KEY := GETKEY(ACRAM, ACBASE);
KEYHASH := HASH(KEY);
CSKEYHASH := LT.READ(LT.PUBLIC.KEY);
IF (KEYHASH ≠ CSKEYHASH)
   THEN TXT-SHUTDOWN(#AuthenticateFail);
SIGNATURE := DECRYPT(ACRAM, ACBASE, KEY);
(* The value of SIGNATURE LEN CONST is implementation-specific*)
FOR I=0 to SIGNATURE_LEN_CONST - 1 DO
   ACRAM[SCRATCH.I] := SIGNATURE[I];
COMPUTEDSIGNATURE := HASH(ACRAM, ACBASE, ACSIZE);
FOR I=0 to SIGNATURE LEN CONST - 1 DO
   ACRAM[SCRATCH.SIGNATURE LEN CONST+I] := COMPUTEDSIGNATURE[I];
IF (SIGNATURE ≠ COMPUTEDSIGNATURE)
   THEN TXT-SHUTDOWN(#AuthenticateFail);
ACMCONTROL := ACRAM[CodeControl];
IF ((ACMCONTROL.0 = 0) and (ACMCONTROL.1 = 1) and (snoop hit to modified line detected on ACRAM load))
   THEN TXT-SHUTDOWN(#UnexpectedHITM);
IF (ACMCONTROL reserved bits are set)
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[GDTBasePtr] < (ACRAM[HeaderLen] * 4 + Scratch size)) OR
   ((ACRAM[GDTBasePtr] + ACRAM[GDTLimit]) >= ACSIZE))
   THEN TXT-SHUTDOWN(#BadACMFormat):
IF ((ACMCONTROL.0 = 1) and (ACMCONTROL.1 = 1) and (snoop hit to modified
   line detected on ACRAM load))
   THEN ACEntryPoint := ACBASE+ACRAM[ErrorEntryPoint];
ELSE
   ACEntryPoint := ACBASE+ACRAM[EntryPoint];
IF ((ACEntryPoint >= ACSIZE) or (ACEntryPoint < (ACRAM[HeaderLen] * 4 + Scratch size)))
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SegSel] > (ACRAM[GDTLimit] - 15)) or (ACRAM[SegSel] < 8))
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF ((ACRAM[SeqSel].TI=1) or (ACRAM[SeqSel].RPL≠0))
   THEN TXT-SHUTDOWN(#BadACMFormat);
IF (FTM_INTERFACE_ID.[3:0] = 1 ) (* Alternate FTM Interface has been enabled *)
   THEN (* TPM LOC CTRL 4 is located at OFED44008H, TMP DATA BUFFER 4 is located at OFED44080H *)
       WRITE(TPM_LOC_CTRL_4) := 01H; (* Modified HASH.START protocol *)
       (* Write to firmware storage *)
       WRITE(TPM DATA BUFFER 4) := SIGNATURE LEN CONST + 4;
       FOR I=0 to SIGNATURE LEN CONST - 1 DO
           WRITE(TPM_DATA_BUFFER_4 + 2 + 1) := ACRAM[SCRATCH.I];
       WRITE(TPM DATA BUFFER 4 + 2 + SIGNATURE LEN CONST) := EDX;
       WRITE(FTM.LOC CTRL) := 06H; (* Modified protocol combining HASH.DATA and HASH.END *)
   ELSE IF (FTM INTERFACE ID.[3:0] = 0) (* Use standard TPM Interface *)
       ACRAM[SCRATCH.SIGNATURE LEN CONST] := EDX;
       WRITE(TPM.HASH.START) := 0;
       FOR I=0 to SIGNATURE_LEN_CONST + 3 DO
           WRITE(TPM.HASH.DATA) := ACRAM[SCRATCH.I];
       WRITE(TPM.HASH.END) := 0;
FI:
ACMODEFLAG := 1;
CRO.[PG.AM.WP] := 0;
```

CR4 := 00004000h; EFLAGS := 00000002h;

IA32\_EFER := 0; EBP := ACBASE;

GDTR.BASE := ACBASE+ACRAM[GDTBasePtr];

 ${\tt GDTR.LIMIT:=ACRAM[GDTLimit];}$ 

CS.SEL := ACRAM[SegSel];

CS.BASE := 0; CS.LIMIT := FFFFFh; CS.G := 1;

CS.G := 1; CS.D := 1; CS.AR := 9Bh;

DS.SEL := ACRAM[SegSel]+8;

DS.BASE := 0; DS.LIMIT := FFFFFh; DS.G := 1;

DS.G := 1; DS.D := 1; DS.AR := 93h; SS := DS; ES := DS;

DR7 := 00000400h; IA32\_DEBUGCTL := 0;

SignalTXTMsg(UnlockSMRAM); SignalTXTMsg(OpenPrivate); SignalTXTMsg(OpenLocality3);

EIP := ACEntryPoint;

END;

#### RLP SENTER ROUTINE: (RLP Only)

Mask SMI, INIT, A20M, and NMI external pin events Unmask SignalWAKEUP event; Wait for SignalSENTERContinue message; IA32\_APIC\_BASE.BSP := 0; GOTO SENTER sleep state; END;

# **Flags Affected**

All flags are cleared.

## **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored. Address size Ignored. REX Ignored.

### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.CD = 1 or CR0.NW = 1 or CR0.NE = 0 or CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.

If in VMX root operation.

If the initiating processor is not designated as the bootstrap processor via the MSR bit

IA32\_APIC\_BASE.BSP.

If an Intel<sup>®</sup> TXT-capable chipset is not present.

If an Intel<sup>®</sup> TXT-capable chipset interface to TPM is not detected as present.

If a protected partition is already active or the processor is already in authenticated code

mode.

If the processor is in SMM.

If a valid uncorrectable machine check error is logged in IA32\_MC[I]\_STATUS.

If the authenticated code base is not on a 4096 byte boundary.

If the authenticated code size > processor's authenticated code execution area storage

capacity.

If the authenticated code size is not modulo 64.

## **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SENTER] is not recognized in real-address mode.

### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[SENTER] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SENTER] is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

All protected mode exceptions apply.

#GP If AC code module does not reside in physical address below 2^32 -1.

#### 64-Bit Mode Exceptions

All protected mode exceptions apply.

#GP If AC code module does not reside in physical address below 2^32 -1.

#### **VM-Exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[SEXIT]—Exit Measured Environment

Opcode	Instruction	Description
NP 0F 37	GETSEC[SEXIT]	Exit measured environment.
(EAX=5)		

## **Description**

The GETSEC[SEXIT] instruction initiates an exit of a measured environment established by GETSEC[SENTER]. The SEXIT leaf of GETSEC is selected with EAX set to 5 at execution. This instruction leaf sends a message to all logical processors in the platform to signal the measured environment exit.

There are restrictions enforced by the processor for the execution of the GETSEC[SEXIT] instruction:

- Execution is not allowed unless the processor is in protected mode (CR0.PE = 1) with CPL = 0 and EFLAGS.VM = 0.
- The processor must be in a measured environment as launched by a previous GETSEC[SENTER] instruction, but not still in authenticated code execution mode.
- To avoid potential interoperability conflicts between modes, the processor is not allowed to execute this
  instruction if it currently is in SMM or in VMX operation.
- To ensure consistent handling of SIPI messages, the processor executing the GETSEC[SEXIT] instruction must also be designated the BSP (bootstrap processor) as defined by the register bit IA32\_APIC\_BASE.BSP (bit 8).

Failure to abide by the above conditions results in the processor signaling a general protection violation.

This instruction initiates a sequence to rendezvous the RLPs with the ILP. It then clears the internal processor flag indicating the processor is operating in a measured environment.

In response to a message signaling the completion of rendezvous, all RLPs restart execution with the instruction that was to be executed at the time GETSEC[SEXIT] was recognized. This applies to all processor conditions, with the following exceptions:

- If an RLP executed HLT and was in this halt state at the time of the message initiated by GETSEC[SEXIT], then execution resumes in the halt state.
- If an RLP was executing MWAIT, then a message initiated by GETSEC[SEXIT] causes an exit of the MWAIT state, falling through to the next instruction.
- If an RLP was executing an intermediate iteration of a string instruction, then the processor resumes execution of the string instruction at the point which the message initiated by GETSEC[SEXIT] was recognized.
- If an RLP is still in the SENTER sleep state (never awakened with GETSEC[WAKEUP]), it will be sent to the waitfor-SIPI state after first clearing the bootstrap processor indicator flag (IA32\_APIC\_BASE.BSP) and any pending SIPI state. In this case, such RLPs are initialized to an architectural state consistent with having taken a soft reset using the INIT# pin.

Prior to completion of the GETSEC[SEXIT] operation, both the ILP and any active RLPs unmask the response of the external event signals INIT#, A20M, NMI#, and SMI#. This unmasking is performed unconditionally to recognize pin events which are masked after a GETSEC[SENTER]. The state of A20M is unmasked, as the A20M pin is not recognized while the measured environment is active.

On a successful exit of the measured environment, the ILP re-locks the Intel® TXT-capable chipset private configuration space. GETSEC[SEXIT] does not affect the content of any PCR.

At completion of GETSEC[SEXIT] by the ILP, execution proceeds to the next instruction. Since EFLAGS and the debug register state are not modified by this instruction, a pending trap condition is free to be signaled if previously enabled.

## Operation in a Uni-Processor Platform

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

```
GETSEC[SEXIT] (ILP Only):
IF (CR4.SMXE=0)
   THEN #UD:
ELSE IF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
   THEN #UD:
ELSE IF ((in VMX root operation) or
   (CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or
   (IA32 APIC BASE,BSP=0) or
   (TXT chipset not present) or
   (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=1))
        THEN #GP(0);
SignalTXTMsg(SEXIT);
DO
WHILE (no SignalSEXIT message);
TXT_SEXIT_MSG_EVENT (ILP & RLP):
Mask and clear SignalSEXIT event;
Clear MONITOR FSM:
Unmask SignalSENTER event:
IF (in VMX operation)
   THEN TXT-SHUTDOWN(#IllegalEvent);
SignalTXTMsg(SEXITAck);
IF (logical processor is not ILP)
   THEN GOTO RLP_SEXIT_ROUTINE;
(* ILP waits for all logical processors to ACK *)
DO
   DONE := READ(LT.STS);
WHILE (NOT DONE);
SignalTXTMsg(SEXITContinue);
SignalTXTMsg(ClosePrivate):
SENTERFLAG := 0;
Unmask SMI, INIT, A20M, and NMI external pin events;
END;
RLP_SEXIT_ROUTINE (RLPs Only):
Wait for SignalSEXITContinue message;
Unmask SMI, INIT, A20M, and NMI external pin events;
IF (prior execution state = HLT)
   THEN reenter HLT state;
IF (prior execution state = SENTER sleep)
   THEN
       IA32_APIC_BASE.BSP := 0;
        Clear pending SIPI state;
        Call INIT_PROCESSOR_STATE;
        Unmask SIPI event:
        GOTO WAIT-FOR-SIPI;
FI:
END:
```

### Flags Affected

ILP: None.

RLPs: All flags are modified for an RLP. returning to wait-for-SIPI state, none otherwise.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored.

Address size Ignored.

REX Ignored.

#### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.

If in VMX root operation.

If the initiating processor is not designated via the MSR bit IA32 APIC BASE.BSP.

If an Intel<sup>®</sup> TXT-capable chipset is not present.

If a protected partition is not already active or the processor is already in authenticated code

mode.

If the processor is in SMM.

#### **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SEXIT] is not recognized in real-address mode.

### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[SEXIT] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SEXIT] is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

All protected mode exceptions apply.

#### **64-Bit Mode Exceptions**

All protected mode exceptions apply.

#### **VM-Exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# **GETSEC[PARAMETERS]—Report the SMX Parameters**

Opcode	Instruction	Description
NP 0F 37	GETSEC[PARAMETERS]	Report the SMX parameters.
(EAX=6)		The parameters index is input in EBX with the result returned in EAX, EBX, and ECX.

# **Description**

The GETSEC[PARAMETERS] instruction returns specific parameter information for SMX features supported by the processor. Parameter information is returned in EAX, EBX, and ECX, with the input parameter selected using EBX.

Software retrieves parameter information by searching with an input index for EBX starting at 0, and then reading the returned results in EAX, EBX, and ECX. EAX[4:0] is designated to return a parameter type field indicating if a parameter is available and what type it is. If EAX[4:0] is returned with 0, this designates a null parameter and indicates no more parameters are available.

Table 7-7 defines the parameter types supported in current and future implementations.

<b>Table 7-7.</b>	SMX Re	porting	<b>Parameters</b>	Format
-------------------	--------	---------	-------------------	--------

Parameter Type EAX[4:0]	Parameter Description	EAX[31:5]	EBX[31:0]	ECX[31:0]
0	NULL	Reserved (0 returned)	Reserved (unmodified)	Reserved (unmodified)
1	Supported AC module versions	Reserved (0 returned)	Version comparison mask	Version numbers supported
2	Max size of authenticated code execution area	Multiply by 32 for size in bytes	Reserved (unmodified)	Reserved (unmodified)
3	External memory types supported during AC mode	Memory type bit mask	Reserved (unmodified)	Reserved (unmodified)
4	Selective SENTER functionality control	EAX[14:8] correspond to available SENTER function disable controls	Reserved (unmodified)	Reserved (unmodified)
5	TXT extensions support	TXT Feature Extensions Flags (see Table )	Reserved	Reserved
6-31	Undefined	Reserved (unmodified)	Reserved (unmodified)	Reserved (unmodified)

### Table 7-8. TXT Feature Extensions Flags

Bit	Definition	Description
5	Processor based S-CRTM support	Returns 1 if this processor implements a processor-rooted S-CRTM capability and 0 if not (S-CRTM is rooted in BIOS). This flag cannot be used to infer whether the chipset supports TXT or whether the processor support SMX.
6	Machine Check Handling	Returns 1 if it machine check status registers can be preserved through ENTERACCS and SENTER. If this bit is 1, the caller of ENTERACCS and SENTER is not required to clear machine check error status bits before invoking these GETSEC leaves.
		If this bit returns 0, the caller of ENTERACCS and SENTER must clear all machine check error status bits before invoking these GETSEC leaves.
31:7	Reserved	Reserved for future use. Will return 0.

Supported AC module versions (as defined by the AC module HeaderVersion field) can be determined for a particular SMX capable processor by the type 1 parameter. Using EBX to index through the available parameters reported by GETSEC[PARAMETERS] for each unique parameter set returned for type 1, software can determine the complete list of AC module version(s) supported.

For each parameter set, EBX returns the comparison mask and ECX returns the available HeaderVersion field values supported, after AND'ing the target HeaderVersion with the comparison mask. Software can then determine if a particular AC module version is supported by following the pseudo-code search routine given below:

If only AC modules with a HeaderVersion of 0 are supported by the processor, then only one parameter set of type 1 will be returned, as follows: EAX = 00000001H,

FBX = FFFFFFFH and FCX = 00000000H.

The maximum capacity for an authenticated code execution area supported by the processor is reported with the parameter type of 2. The maximum supported size in bytes is determined by multiplying the returned size in EAX[31:5] by 32. Thus, for a maximum supported authenticated RAM size of 32KBytes, EAX returns with 00008002H.

Supportable memory types for memory mapped outside of the authenticated code execution area are reported with the parameter type of 3. While is active, as initiated by the GETSEC functions SENTER and ENTERACCS and terminated by EXITAC, there are restrictions on what memory types are allowed for the rest of system memory. It is the responsibility of the system software to initialize the memory type range register (MTRR) MSRs and/or the page attribute table (PAT) to only map memory types consistent with the reporting of this parameter. The reporting of supportable memory types of external memory is indicated using a bit map returned in EAX[31:8]. These bit positions correspond to the memory type encodings defined for the MTRR MSR and PAT programming. See Table 7-9.

The parameter type of 4 is used for enumerating the availability of selective GETSEC[SENTER] function disable controls. If a 1 is reported in bits 14:8 of the returned parameter EAX, then this indicates a disable control capability exists with SENTER for a particular function. The enumerated field in bits 14:8 corresponds to use of the EDX input parameter bits 6:0 for SENTER. If an enumerated field bit is set to 1, then the corresponding EDX input parameter bit of EDX may be set to 1 to disable that designated function. If the enumerated field bit is 0 or this parameter is not reported, then no disable capability exists with the corresponding EDX input parameter for SENTER, and EDX bit(s) must be cleared to 0 to enable execution of SENTER. If no selective disable capability for SENTER exists as enumerated, then the corresponding bits in the IA32\_FEATURE\_CONTROL MSR bits 14:8 must also be programmed to 1 if the SENTER global enable bit 15 of the MSR is set. This is required to enable future extensibility of SENTER selective disable capability with respect to potentially separate software initialization of the MSR.

EAX Bit Position	Parameter Description		
8	Jncacheable (UC)		
9	Write Combining (WC)		
11:10	Reserved		
12	Write-through (WT)		

Table 7-9. External Memory Types Using Parameter 3

Table 7-9. External Memory Types Using Parameter 3 (Contd.)

13	Write-protected (WP)		
14	Write-back (WB)		
31:15	Reserved		

If the GETSEC[PARAMETERS] leaf or specific parameter is not present for a given SMX capable processor, then default parameter values should be assumed. These are defined in Table 7-10.

Table 7-10. Default Parameter Values

Parameter Type EAX[4:0]	Default Setting	Parameter Description
1	0.0 only	Supported AC module versions.
2	32 KBytes	Authenticated code execution area size.
3	UC only	External memory types supported during AC execution mode.
4	None	Available SENTER selective disable controls.

#### Operation

```
(* example of a processor supporting only a 0.0 HeaderVersion, 32K ACRAM size, memory types UC and WC *)
IF (CR4.SMXE=0)
   THEN #UD:
ELSE IF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
   THEN #UD:
   (* example of a processor supporting a 0.0 HeaderVersion *)
IF (EBX=0) THEN
   EAX := 00000001h;
   EBX := FFFFFFFh;
   ECX := 00000000h;
ELSE IF (EBX=1)
   (* example of a processor supporting a 32K ACRAM size *)
   THEN EAX := 00008002h;
ESE IF (EBX= 2)
   (* example of a processor supporting external memory types of UC and WC *)
   THEN EAX := 00000303h:
ESE IF (EBX= other value(s) less than unsupported index value)
   (* EAX value varies. Consult Table 7-7 and Table *)
ELSE (* unsupported index*)
   EAX := 00000000h;
END:
```

# **Flags Affected**

None.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored. Address size Ignored. REX Ignored.

#### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES].

# **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES].

# Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[PARAMETERS] is not reported as supported by GETSEC[CAPABILITIES].

#### **Compatibility Mode Exceptions**

All protected mode exceptions apply.

#### **64-Bit Mode Exceptions**

All protected mode exceptions apply.

#### **VM-Exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[SMCTRL]—SMX Mode Control

Opcode	Instruction	Description
NP 0F 37 (EAX = 7)	GETSEC[SMCTRL]	Perform specified SMX mode control as selected with the input EBX.

# **Description**

The GETSEC[SMCTRL] instruction is available for performing certain SMX specific mode control operations. The operation to be performed is selected through the input register EBX. Currently only an input value in EBX of 0 is supported. All other EBX settings will result in the signaling of a general protection violation.

If EBX is set to 0, then the SMCTRL leaf is used to re-enable SMI events. SMI is masked by the ILP executing the GETSEC[SENTER] instruction (SMI is also masked in the responding logical processors in response to SENTER rendezvous messages.). The determination of when this instruction is allowed and the events that are unmasked is dependent on the processor context (See Table 7-11). For brevity, the usage of SMCTRL where EBX=0 will be referred to as GETSEC[SMCTRL(0)].

As part of support for launching a measured environment, the SMI, NMI, and INIT events are masked after GETSEC[SENTER], and remain masked after exiting authenticated execution mode. Unmasking these events should be accompanied by securely enabling these event handlers. These security concerns can be addressed in VMX operation by a MVMM.

The VM monitor can choose two approaches:

- In a dual monitor approach, the executive software will set up an SMM monitor in parallel to the executive VMM (i.e., the MVMM), see Chapter 33, "System Management Mode," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C. The SMM monitor is dedicated to handling SMI events without compromising the security of the MVMM. This usage model of handling SMI while a measured environment is active does not require the use of GETSEC[SMCTRL(0)] as event re-enabling after the VMX environment launch is handled implicitly and through separate VMX based controls.
- If a dedicated SMM monitor will not be established and SMIs are to be handled within the measured environment, then GETSEC[SMCTRL(0)] can be used by the executive software to re-enable SMI that has been masked as a result of SENTER.

Table 7-11 defines the processor context in which GETSEC[SMCTRL(0)] can be used and which events will be unmasked. Note that the events that are unmasked are dependent upon the currently operating processor context.

ILP Mode of Operation	SMCTRL execution action
In VMX non-root operation	VM exit
SENTERFLAG = 0	#GP(0), illegal context
In authenticated code execution mode (ACMODEFLAG = 1)	#GP(0), illegal context
SENTERFLAG = 1, not in VMX operation, not in SMM	Unmask SMI
SENTERFLAG = 1, in VMX root operation, not in SMM	Unmask SMI if SMM monitor is not configured, otherwise #GP(0)
SENTERFLAG = 1, In VMX root operation, in SMM	#GP(0), illegal context

Table 7-11. Supported Actions for GETSECISMCTRL(0)1

# Operation

(\* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary \*)

IF (CR4.SMXE=0)

THEN #UD;

ELSE IF (in VMX non-root operation)

THEN VM Exit (reason="GETSEC instruction");

ELSE IF (GETSEC leaf unsupported)

THEN #UD:

ELSE IF ((CR0.PE=0) or (CPL>0) OR (EFLAGS.VM=1))

THEN #GP(0):

ELSE IF((EBX=0) and (SENTERFLAG=1) and (ACMODEFLAG=0) and (IN\_SMM=0) and

(((in VMX root operation) and (SMM monitor not configured)) or (not in VMX operation)))

THEN unmask SMI:

**ELSE** 

#GP(0);

**END** 

#### Flags Affected

None.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored.

Address size Ignored.

REX Ignored.

#### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.

If in VMX root operation.

If a protected partition is not already active or the processor is currently in authenticated code

mode.

If the processor is in SMM.

If the SMM monitor is not configured.

#### **Real-Address Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SMCTRL] is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[SMCTRL] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[SMCTRL] is not recognized in virtual-8086 mode.

# **Compatibility Mode Exceptions**

All protected mode exceptions apply.

# **64-Bit Mode Exceptions**

All protected mode exceptions apply.

# **VM-exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# GETSEC[WAKEUP]—Wake Up Sleeping Processors in Measured Environment

Opcode	Instruction	Description
NP 0F 37	GETSEC[WAKEUP]	Wake up the responding logical processors from the SENTER sleep state.
(EAX=8)		

# **Description**

The GETSEC[WAKEUP] leaf function broadcasts a wake-up message to all logical processors currently in the SENTER sleep state. This GETSEC leaf must be executed only by the ILP, in order to wake-up the RLPs. Responding logical processors (RLPs) enter the SENTER sleep state after completion of the SENTER rendezvous sequence.

The GETSEC[WAKEUP] instruction may only be executed:

- In a measured environment as initiated by execution of GETSEC[SENTER].
- Outside of authenticated code execution mode.
- Execution is not allowed unless the processor is in protected mode with CPL = 0 and EFLAGS.VM = 0.
- In addition, the logical processor must be designated as the boot-strap processor as configured by setting IA32\_APIC\_BASE.BSP = 1.

If these conditions are not met, attempts to execute GETSEC[WAKEUP] result in a general protection violation.

An RLP exits the SENTER sleep state and start execution in response to a WAKEUP signal initiated by ILP's execution of GETSEC[WAKEUP]. The RLP retrieves a pointer to a data structure that contains information to enable execution from a defined entry point. This data structure is located using a physical address held in the Intel<sup>®</sup> TXT-capable chipset configuration register LT.MLE.JOIN. The register is publicly writable in the chipset by all processors and is not restricted by the Intel<sup>®</sup> TXT-capable chipset configuration register lock status. The format of this data structure is defined in Table 7-12.

Offset	Field		
0	GDT limit		
4	GDT base pointer		
8	Segment selector initializer		
12	EIP		

Table 7-12. RLP MVMM IOIN Data Structure

The MLE JOIN data structure contains the information necessary to initialize RLP processor state and permit the processor to join the measured environment. The GDTR, LIP, and CS, DS, SS, and ES selector values are initialized using this data structure. The CS selector index is derived directly from the segment selector initializer field; DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized implicitly with BASE = 0, LIMIT = FFFFFH, G = 1, D = 1, P = 1, S = 1; read/write/access for DS, SS, and ES; and execute/read/access for CS. It is the responsibility of external software to establish a GDT pointed to by the MLE JOIN data structure that contains descriptor entries consistent with the implicit settings initialized by the processor (see Table 7-6). Certain states from the content of Table 7-12 are checked for consistency by the processor prior to execution. A failure of any consistency check results in the RLP aborting entry into the protected environment and signaling an Intel® TXT shutdown condition. The specific checks performed are documented later in this section. After successful completion of processor consistency checks and subsequent initialization, RLP execution in the measured environment begins from the entry point at offset 12 (as indicated in Table 7-12).

# Operation

```
(* The state of the internal flag ACMODEFLAG and SENTERFLAG persist across instruction boundary *)
IF (CR4.SMXE=0)
   THEN #UD:
ELSE IF (in VMX non-root operation)
   THEN VM Exit (reason="GETSEC instruction");
ELSE IF (GETSEC leaf unsupported)
   THEN #UD:
ELSE IF ((CRO.PE=0) or (CPL>0) or (EFLAGS.VM=1) or (SENTERFLAG=0) or (ACMODEFLAG=1) or (IN_SMM=0) or (in VMX operation) or
(IA32 APIC BASE.BSP=0) or (TXT chipset not present))
   THEN #GP(0);
ELSE
   SignalTXTMsg(WAKEUP);
END;
RLP SIPI WAKEUP FROM SENTER ROUTINE: (RLP Only)
WHILE (no SignalWAKEUP event);
IF (IA32_SMM_MONITOR_CTL[0] ≠ ILP.IA32_SMM_MONITOR_CTL[0])
   THEN TXT-SHUTDOWN(#IllegalEvent)
IF (IA32 SMM MONITOR CTL[0] = 0)
   THEN Unmask SMI pin event;
ELSE
   Mask SMI pin event;
Mask A20M, and NMI external pin events (unmask INIT);
Mask SignalWAKEUP event;
Invalidate processor TLB(s);
Drain outgoing transactions;
TempGDTRLIMIT := LOAD(LT.MLE.JOIN);
TempGDTRBASE := LOAD(LT.MLE.JOIN+4);
TempSegSel := LOAD(LT.MLE.JOIN+8);
TempEIP := LOAD(LT.MLE.IOIN+12);
IF (TempGDTLimit & FFFF0000h)
   THEN TXT-SHUTDOWN(#BadJOINFormat);
IF ((TempSeqSel > TempGDTRLIMIT-15) or (TempSeqSel < 8))
   THEN TXT-SHUTDOWN(#BadJOINFormat);
IF ((TempSeqSel.TI=1) or (TempSeqSel.RPL\neq0))
   THEN TXT-SHUTDOWN(#BadlOINFormat);
CRO.[PG,CD,NW,AM,WP] := 0;
CR0.[NE,PE] := 1;
CR4 := 00004000h;
EFLAGS := 00000002h;
IA32 EFER := 0;
GDTR.BASE := TempGDTRBASE;
GDTR.LIMIT := TempGDTRLIMIT;
CS.SEL := TempSeqSel;
CS.BASE := 0;
CS.LIMIT := FFFFFh;
CS.G := 1;
CS.D := 1:
CS.AR := 9Bh;
DS.SEL := TempSegSel+8;
DS.BASE := 0;
DS.LIMIT := FFFFFh:
DS.G := 1;
```

DS.D := 1; DS.AR := 93h; SS := DS; ES := DS;

DR7 := 00000400h; IA32\_DEBUGCTL := 0; EIP := TempEIP;

END;

#### Flags Affected

None.

#### **Use of Prefixes**

LOCK Causes #UD.

REP\* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ).

Operand size Causes #UD.

NP 66/F2/F3 prefixes are not allowed.

Segment overrides Ignored.
Address size Ignored.
REX Ignored.

#### **Protected Mode Exceptions**

#UD If CR4.SMXE = 0.

If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) If CR0.PE = 0 or CPL > 0 or EFLAGS.VM = 1.

If in VMX operation.

If a protected partition is not already active or the processor is currently in authenticated code

mode.

If the processor is in SMM.

#UD If CR4.SMXE = 0.

If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[WAKEUP] is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD If CR4.SMXE = 0.

If GETSEC[WAKEUP] is not reported as supported by GETSEC[CAPABILITIES].

#GP(0) GETSEC[WAKEUP] is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

All protected mode exceptions apply.

#### **64-Bit Mode Exceptions**

All protected mode exceptions apply.

#### **VM-exit Condition**

Reason (GETSEC) If in VMX non-root operation.

# CHAPTER 8 INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS

This chapter describes the instruction set that is unique to Intel<sup>®</sup> Xeon Phi<sup>™</sup> Processors based on the Knights Landing and Knights Mill microarchitectures. The set is not supported in any other Intel processors. Included are Intel<sup>®</sup> AVX-512 instructions. For additional instructions supported on these processors, see Chapter 3, "Instruction Set Reference, A-L"; Chapter 4, "Instruction Set Reference, M-U"; Chapter 5, "Instruction Set Reference, V"; and Chapter 6, "Instruction Set Reference, W-Z."

#### PREFETCHWT1—Prefetch Vector Data Into Caches With Intent to Write and T1 Hint

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF OD /2 PREFETCHWT1 m8	М	V/V	PREFETCHWT1	Move data from m8 closer to the processor using T1 hint with intent to write.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	N/A	N/A	N/A

#### **Description**

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by an intent to write hint (so that data is brought into 'Exclusive' state via a request for ownership) and a locality hint:

• T1 (temporal data with respect to first level cache)—prefetch data into the second level cache.

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.

The PREFETCHWT1 instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes. Additional details of the implementation-dependent locality hints are described in Section 9.5, "Memory Optimization Using Prefetch" of the Intel® 64 and IA-32 Architectures Optimization Reference Manual.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHWT1 instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHWT1 instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHWT1 instruction is also unordered with respect to CLFLUSH and CLFLUSHOPT instructions, other PREFETCHWT1 instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

Prefetch (m8, Level = 1, EXCLUSIVE=1);

#### Flags Affected

All flags are affected.

#### C/C++ Compiler Intrinsic Equivalent

void mm prefetch( char const \*, int hint= MM HINT ET1);

**Protected Mode Exceptions** 

#UD If the LOCK prefix is used.

**Real-Address Mode Exceptions** 

#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions

#UD If the LOCK prefix is used.

**Compatibility Mode Exceptions** 

#UD If the LOCK prefix is used.

**64-Bit Mode Exceptions** 

#UD If the LOCK prefix is used.

# V4FMADDPS/V4FNMADDPS—Packed Single Precision Floating-Point Fused Multiply-Add (4-Iterations)

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.F2.0F38.W0 9A /r V4FMADDPS zmm1{k1}{z}, zmm2+3, m128	A	V/V	AVX512_4FMAPS	Multiply packed single precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1.
EVEX.512.F2.0F38.W0 AA /r V4FNMADDPS zmm1{k1}{z}, zmm2+3, m128	A	V/V	AVX512_4FMAPS	Multiply and negate packed single precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1.

#### Instruction Operand Encoding

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1_4X	ModRM:reg (г, w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A

#### **Description**

This instruction computes 4 sequential packed fused single precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of +3" is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any of the 16 lowest significant mask bits is set to 1 or if a "no masking" encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA (fused multiply and add) boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.

#### Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

```
define NFMA PS(kl, vl, dest, k1, msrc, regs loaded, src base, posneg):
   tmpdest := dest
   // reg[] is an array representing the SIMD register file.
   FOR j := 0 to regs_loaded-1:
       FOR i := 0 to kl-1:
           IF k1[i] or *no writemask*:
               IF posneg = 0:
                    tmpdest.single[i] := RoundFPControl_MXCSR(tmpdest.single[i] - reg[src_base + j ].single[i] * msrc.single[j])
                ELSE:
                    tmpdest.single[i] := RoundFPControl MXCSR(tmpdest.single[i] + reg[src base + i ].single[i] * msrc.single[i])
           ELSE IF *zeroing*:
                tmpdest.single[i] := 0
   dest := tmpdst
   dest[MAX_VL-1:VL] := 0
V4FMADDPS and V4FNMADDPS dest(k1), src1, msrc (AVX512)
KL, VL = (16,512)
regs loaded := 4
src_base := src_reg_id & ~3 // for src1 operand
posneg := 0 if negative form, 1 otherwise
NFMA_PS(kl, vl, dest, k1, msrc, regs_loaded, src_base, posneg)
Intel C/C++ Compiler Intrinsic Equivalent
V4FMADDPS __m512 _mm512_4fmadd_ps( __m512, __m512x4, __m128 *);
V4FMADDPS __m512 _mm512_mask_4fmadd_ps(__m512, __mmask16, __m512x4, __m128 *);
V4FMADDPS __m512 _mm512_maskz_4fmadd_ps(__mmask16, __m512, __m512x4, __m128 *);
V4FNMADDPS m512 mm512 4fnmadd ps( m512, m512x4, m128 *);
V4FNMADDPS m512 mm512 mask 4fnmadd ps( m512, mmask16, m512x4, m128*);
V4FNMADDPS m512 mm512 maskz 4fnmadd ps( mmask16, m512, m512x4, m128*);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Type E2; additionally:
#UD
                     If the EVEX broadcast bit is set to 1.
#UD
                     If the MODRM.mod = 0b11.
```

# V4FMADDSS/V4FNMADDSS—Scalar Single Precision Floating-Point Fused Multiply-Add (4-Iterations)

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.LLIG.F2.0F38.W0 9B /r V4FMADDSS xmm1{k1}{z}, xmm2+3, m128	A	V/V	AVX512_4FMAPS	Multiply scalar single precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1.
EVEX.LLIG.F2.0F38.W0 AB /r V4FNMADDSS xmm1{k1}{z}, xmm2+3, m128	A	V/V	AVX512_4FMAPS	Multiply and negate scalar single precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1.

#### Instruction Operand Encoding

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1_4X	ModRM:reg (r, w)	ΕVΕΧ.νννν (r)	ModRM:r/m (r)	N/A

#### Description

This instruction computes 4 sequential scalar fused single precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of +3 is used to denote that the instruction accesses 4 source registers based that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if the least significant mask bit is set to 1 or if a "no masking" encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.

#### Operation

src\_req\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

#### V4FMADDSS and V4FNMADDSS dest(k1), src1, msrc (AVX512)

VL = 128

```
regs_loaded := 4
src_base := src_reg_id & ~3 // for src1 operand
posneg := 0 if negative form, 1 otherwise
NFMA_SS(vI, dest, k1, msrc, regs_loaded, src_base, posneg)
```

#### Intel C/C++ Compiler Intrinsic Equivalent

```
V4FMADDSS __m128 _mm_4fmadd_ss(__m128, __m128x4, __m128*);
V4FMADDSS __m128 _mm_mask_4fmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FMADDSS __m128 _mm_maskz_4fmadd_ss(__mmask8, __m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_4fnmadd_ss(__m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_mask_4fnmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_maskz_4fnmadd_ss(__mmask8, __m128, __m128x4, __m128 *);
```

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#### Other Exceptions

See Type E2; additionally:

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.

# VEXP2PD—Approximation to the Exponential 2^x of Packed Double Precision Floating-Point Values With Less Than 2^-23 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W1 C8 /r VEXP2PD zmm1 {k1}{z}, zmm2/m512/m64bcst {sae}	A	V/V	AVX512ER	Computes approximations to the exponential 2^x (with less than 2^-23 of maximum relative error) of the packed double precision floating-point values from zmm2/m512/m64bcst and stores the floating-point result in zmm1with writemask k1.

### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (r, w)	ModRM:r/m (r)	N/A	N/A

#### **Description**

Computes the approximate base-2 exponential evaluation of the double precision floating-point values in the source operand (the second operand) and stores the results to the destination operand (the first operand) using the writemask k1. The approximate base-2 exponential is evaluated with less than  $2^-23$  of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VEXP2xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### **VEXP2PD**

```
(KL, VL) = (8, 512)
FOR i := 0 TO KL-1
   i := i * 64
   IF k1[j] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                 THEN DEST[i+63:i] := EXP2_23_DP(SRC[63:0])
                 ELSE DEST[i+63:i] := EXP2_23_DP(SRC[i+63:i])
            FI:
   FLSE
        IF *merging-masking*
                                             ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE
                                             ; zeroing-masking
                 DEST[i+63:i] := 0
        FI:
   FI:
ENDFOR:
```

# Table 8-1. Special Values Behavior

Source Input	Result	Comments
NaN	QNaN(src)	If (SRC = SNaN) then #I
+∞	+0	
+/-0	1.0f	Exact result
-00	+0.0f	
Integral value N	2^ (N)	Exact result

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VEXP2PD __m512d _mm512_exp2a23_round_pd (__m512d a, int sae);
VEXP2PD __m512d _mm512_mask_exp2a23_round_pd (__m512d a, __mmask8 m, __m512d b, int sae);
VEXP2PD __m512d _mm512_maskz_exp2a23_round_pd ( __mmask8 m, __m512d b, int sae);
```

# **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Overflow.

#### **Other Exceptions**

See Table 2-48, "Type E2 Class Exception Conditions."

# VEXP2PS—Approximation to the Exponential 2^x of Packed Single Precision Floating-Point Values With Less Than 2^-23 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 C8 /r VEXP2PS zmm1 {k1}{z}, zmm2/m512/m32bcst {sae}	A	V/V	AVX512ER	Computes approximations to the exponential 2^x (with less than 2^-23 of maximum relative error) of the packed single precision floating-point values from zmm2/m512/m32bcst and stores the floating-point result in zmm1 with writemask k1.

### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (r, w)	ModRM:r/m (r)	N/A	N/A

#### **Description**

Computes the approximate base-2 exponential evaluation of the single precision floating-point values in the source operand (the second operand) and store the results in the destination operand (the first operand) using the write-mask k1. The approximate base-2 exponential is evaluated with less than 2^-23 of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VEXP2xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### **VEXP2PS**

```
(KL, VL) = (16, 512)
FOR i := 0 TO KL-1
   i:=i*32
   IF k1[j] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                 THEN DEST[i+31:i] := EXP2_23_SP(SRC[31:0])
                 ELSE DEST[i+31:i] := EXP2_23_SP(SRC[i+31:i])
            FI:
   FLSE
        IF *merging-masking*
                                            ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE
                                            ; zeroing-masking
                 DEST[i+31:i] := 0
        FI:
   FI:
ENDFOR:
```

# **Table 8-2. Special Values Behavior**

Source Input	Result	Comments
NaN	QNaN(src)	If (SRC = SNaN) then #I
+∞	+∞	
+/-0	1.0f	Exact result
-00	+0.0f	
Integral value N	2^ (N)	Exact result

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VEXP2PS __m512 _mm512_exp2a23_round_ps (__m512 a, int sae);
VEXP2PS __m512 _mm512_mask_exp2a23_round_ps (__m512 a, __mmask16 m, __m512 b, int sae);
VEXP2PS __m512 _mm512_maskz_exp2a23_round_ps (__mmask16 m, __m512 b, int sae);
```

# **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Overflow.

### **Other Exceptions**

See Table 2-48, "Type E2 Class Exception Conditions."

# VGATHERPFODPS/VGATHERPFOQPS/VGATHERPFODPD/VGATHERPFOQPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using TO Hint

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 C6 /1 /vsib VGATHERPFODPS vm32z {k1}	A	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing single precision data using opmask k1 and T0 hint.
EVEX.512.66.0F38.W0 C7 /1 /vsib VGATHERPF0QPS vm64z {k1}	А	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing single precision data using opmask k1 and T0 hint.
EVEX.512.66.0F38.W1 C6 /1 /vsib VGATHERPFODPD vm32y {k1}	A	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing double precision data using opmask k1 and T0 hint.
EVEX.512.66.0F38.W1 C7 /1 /vsib VGATHERPF0QPD vm64z {k1}	A	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing double precision data using opmask k1 and T0 hint.

#### Instruction Operand Encoding

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1 Scalar	BaseReg (R): VSIB:base, VectorReg(R): VSIB:index	N/A	N/A	N/A

#### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T0):

• T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

#### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist.

VINDEX stands for the memory operand vector of indices (a vector register).

SCALE stands for the memory operand scalar (1, 2, 4 or 8).

DISP is the optional 1, 2 or 4 byte displacement.

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

#### VGATHERPFODPS (EVEX Encoded Version)

```
(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=0, RFO = 0)
    FI;
ENDFOR
```

### VGATHERPFODPD (EVEX Encoded Version)

#### VGATHERPFOQPS (EVEX Encoded Version)

```
(KL, VL) = (8, 256)

FOR j := 0 TO KL-1

i := j * 64

IF k1[j]

Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=0, RFO = 0)

FI;

ENDFOR
```

#### VGATHERPFOQPD (EVEX Encoded Version)

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VGATHERPFODPD void _mm512_mask_prefetch_i32gather_pd(__m256i vdx, __mmask8 m, void * base, int scale, int hint); VGATHERPFODPS void _mm512_mask_prefetch_i32gather_ps(__m512i vdx, __mmask16 m, void * base, int scale, int hint); VGATHERPFOQPD void _mm512_mask_prefetch_i64gather_pd(__m512i vdx, __mmask8 m, void * base, int scale, int hint); VGATHERPFOQPS void _mm512_mask_prefetch_i64gather_ps(__m512i vdx, __mmask8 m, void * base, int scale, int hint);
```

#### **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Table 2-64, "Type E12NP Class Exception Conditions."

# VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 C6 /2 /vsib VGATHERPF1DPS vm32z {k1}	A	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing single precision data using opmask k1 and T1 hint.
EVEX.512.66.0F38.W0 C7 /2 /vsib VGATHERPF1QPS vm64z {k1}	А	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing single precision data using opmask k1 and T1 hint.
EVEX.512.66.0F38.W1 C6 /2 /vsib VGATHERPF1DPD vm32y {k1}	А	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing double precision data using opmask k1 and T1 hint.
EVEX.512.66.0F38.W1 C7 /2 /vsib VGATHERPF1QPD vm64z {k1}	А	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing double precision data using opmask k1 and T1 hint.

#### Instruction Operand Encoding

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
А	Tuple1 Scalar	BaseReg (R): VSIB:base, VectorReg(R): VSIB:index	N/A	N/A	N/A

#### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T1):

• T1 (temporal data)—prefetch data into the second level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

#### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist.

VINDEX stands for the memory operand vector of indices (a vector register).

SCALE stands for the memory operand scalar (1, 2, 4 or 8).

DISP is the optional 1, 2 or 4 byte displacement.

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

#### VGATHERPF1DPS (EVEX Encoded Version)

```
(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR
```

### VGATHERPF1DPD (EVEX Encoded Version)

#### VGATHERPF1QPS (EVEX Encoded Version)

```
(KL, VL) = (8, 256)

FOR j := 0 TO KL-1

i := j * 64

IF k1[j]

Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=1, RFO = 0)

FI;

ENDFOR
```

#### VGATHERPF1QPD (EVEX Encoded Version)

```
(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 64
    IF k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 0)
    FI;
ENDFOR
```

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VGATHERPF1DPD void _mm512_mask_prefetch_i32gather_pd(__m256i vdx, __mmask8 m, void * base, int scale, int hint); VGATHERPF1DPS void _mm512_mask_prefetch_i32gather_ps(__m512i vdx, __mmask16 m, void * base, int scale, int hint); VGATHERPF1QPD void _mm512_mask_prefetch_i64gather_pd(__m512i vdx, __mmask8 m, void * base, int scale, int hint); VGATHERPF1QPS void _mm512_mask_prefetch_i64gather_ps(__m512i vdx, __mmask8 m, void * base, int scale, int hint);
```

### **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Table 2-64, "Type E12NP Class Exception Conditions."

# VP4DPWSSDS—Dot Product of Signed Words With Dword Accumulation and Saturation (4-Iterations)

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.F2.0F38.W0 53 /r VP4DPWSSDS zmm1{k1}{z}, zmm2+3, m128	A	V/V	AVX512_4VNNIW	Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate the resulting dword results with signed saturation in zmm1.

### **Instruction Operand Encoding**

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1_4X	ModRM:reg (r, w)	ΕVΕΧ.νννν (r)	ModRM:r/m (r)	N/A

#### **Description**

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation and signed saturation. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of "+3" is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a "no masking" encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

# Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

```
VP4DPWSSDS dest, src1, src2
```

```
(KL,VL) = (16,512)
N := 4
ORIGDEST := DEST
src_base := src_req_id & ~ (N-1) // for src1 operand
FOR i := 0 to KL-1:
   IF k1[i] or *no writemask*:
       FOR m := 0 to N-1:
            t:= SRC2.dword[m]
            p1dword := reg[src_base+m].word[2*i] * t.word[0]
            p2dword := reg[src_base+m].word[2*i+1] * t.word[1]
            DEST.dword[i] := SIGNED_DWORD_SATURATE(DEST.dword[i] + p1dword + p2dword)
   ELSE IF *zeroing*:
        DEST.dword[i] := 0
   FLSE
       DEST.dword[i] := ORIGDEST.dword[i]
DEST[MAX_VL-1:VL] := 0
```

# Intel C/C++ Compiler Intrinsic Equivalent

```
VP4DPWSSDS __m512i _mm512_4dpwssds_epi32(__m512i, __m512ix4, __m128i *); 
VP4DPWSSDS __m512i _mm512_mask_4dpwssds_epi32(__m512i, __mmask16, __m512ix4, __m128i *); 
VP4DPWSSDS __m512i _mm512_maskz_4dpwssds_epi32(__mmask16, __m512i, __m512ix4, __m128i *);
```

#### **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Type E4; additionally:

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.

# VP4DPWSSD—Dot Product of Signed Words With Dword Accumulation (4-Iterations)

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.F2.0F38.W0 52 /r VP4DPWSSD zmm1{k1}{z}, zmm2+3, m128	A	V/V	AVX512_4VNNIW	Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate resulting signed dwords in zmm1.

# **Instruction Operand Encoding**

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1_4X	ModRM:reg (r, w)	ΕVΕΧ.νννν (r)	ModRM:r/m (r)	N/A

#### Description

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation; see Figure 8-1 below. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of "+3" is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a "no masking" encoding is used.

The tuple type Tuple1\_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.




Figure 8-1. Register Source-Block Dot Product of Two Signed Word Operands With Doubleword Accumulation NOTES:

1. For illustration purposes, one source-block dot product instance is shown out of the four.

#### Operation

src\_reg\_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

```
VP4DPWSSD dest, src1, src2
(KL,VL) = (16,512)
N := 4
ORIGDEST := DEST
src_base := src_reg_id & ~ (N-1) // for src1 operand
FOR i := 0 to KL-1:
   IF k1[i] or *no writemask*:
       FOR m := 0 to N-1:
           t := SRC2.dword[m]
           p1dword := reg[src_base+m].word[2*i] * t.word[0]
           p2dword := reg[src base+m].word[2*i+1] * t.word[1]
           DEST.dword[i] := DEST.dword[i] + p1dword + p2dword
   ELSE IF *zeroing*:
       DEST.dword[i] := 0
   ELSE
       DEST.dword[i] := ORIGDEST.dword[i]
DEST[MAX_VL-1:VL] := 0
Intel C/C++ Compiler Intrinsic Equivalent
VP4DPWSSD __m512i _mm512_4dpwssd_epi32(__m512i, __m512ix4, __m128i *);
VP4DPWSSD __m512i _mm512_mask_4dpwssd_epi32(__m512i, __mmask16, __m512ix4, __m128i *);
VP4DPWSSD __m512i _mm512_maskz_4dpwssd_epi32(__mmask16, __m512i, __m512ix4, __m128i *);
SIMD Floating-Point Exceptions
```

None.

#### Other Exceptions

See Type E4; additionally:

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.

# VRCP28PD—Approximation to the Reciprocal of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W1 CA /r VRCP28PD zmm1 {k1}{z}, zmm2/m512/m64bcst {sae}	A	V/V	AVX512ER	Computes the approximate reciprocals ( < 2^-28 relative error) of the packed double precision floating-point values in zmm2/m512/m64bcst and stores the results in zmm1. Under writemask.

### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A

#### **Description**

Computes the reciprocal approximation of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than 2^-28 of maximum relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm \omega$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm \omega$  is returned for that element.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRCP28xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### VRCP28PD (EVEX Encoded Versions)

```
(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
   i := j * 64
   IF k1[i] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                 THEN DEST[i+63:i] := RCP 28 DP(1.0/SRC[63:0]);
                 ELSE DEST[i+63:i] := RCP_28_DP(1.0/SRC[i+63:i]);
            FI;
   ELSE
        IF *merging-masking*
                                             ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE
                                             ; zeroing-masking
                 DEST[i+63:i] := 0
        FI:
   FI:
ENDFOR;
```

# Table 8-3. VRCP28PD Special Cases

Input Value	Result Value	Comments
NAN	QNAN(input)	If (SRC = SNaN) then #I
0 ≤ X < 2 <sup>-1022</sup>	INF	Positive input denormal or zero; #Z
-2 <sup>-1022</sup> < X ≤ -0	-INF	Negative input denormal or zero; #Z
X > 2 <sup>1022</sup>	+0.0f	
X < -2 <sup>1022</sup>	-0.0f	
X = +ω	+0.0f	
Χ = -ω	-0.0f	
X = 2 <sup>-n</sup>	2 <sup>n</sup>	Exact result (unless input/output is a denormal)
X = -2 <sup>-n</sup>	-2 <sup>n</sup>	Exact result (unless input/output is a denormal)

# Intel C/C++ Compiler Intrinsic Equivalent

VRCP28PD \_\_m512d \_mm512\_rcp28\_round\_pd ( \_\_m512d a, int sae); VRCP28PD \_\_m512d \_mm512\_mask\_rcp28\_round\_pd(\_\_m512d a, \_\_mmask8 m, \_\_m512d b, int sae); VRCP28PD \_\_m512d \_mm512\_maskz\_rcp28\_round\_pd( \_\_mmask8 m, \_\_m512d b, int sae);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### Other Exceptions

See Table 2-48, "Type E2 Class Exception Conditions."

# VRCP28SD—Approximation to the Reciprocal of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.LLIG.66.0F38.W1 CB /r VRCP28SD xmm1 {k1}{z}, xmm2, xmm3/m64 {sae}	A	V/V	AVX512ER	Computes the approximate reciprocal ( < 2^-28 relative error) of the scalar double precision floating-point value in xmm3/m64 and stores the results in xmm1. Under writemask. Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].

# **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1 Scalar	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A

### **Description**

Computes the reciprocal approximation of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than 2^-28 of maximum relative error. The result is written into the low float64 element of the destination operand according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm \infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm \infty$  is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

A numerically exact implementation of VRCP28xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### VRCP28SD ((EVEX Encoded Versions)

# Table 8-4. VRCP28SD Special Cases

Input Value	Result Value	Comments
NAN	QNAN(input)	If (SRC = SNaN) then #I
0 ≤ X < 2 <sup>-1022</sup>	INF	Positive input denormal or zero; #Z
-2 <sup>-1022</sup> < X ≤ -0	-INF	Negative input denormal or zero; #Z
X > 2 <sup>1022</sup>	+0.0f	
X < -2 <sup>1022</sup>	-0.0f	
X = +ω	+0.0f	
Χ = -ω	-0.0f	
X = 2 <sup>-n</sup>	2 <sup>n</sup>	Exact result (unless input/output is a denormal)
X = -2 <sup>-n</sup>	-2 <sup>n</sup>	Exact result (unless input/output is a denormal)

#### Intel C/C++ Compiler Intrinsic Equivalent

VRCP28SD \_\_m128d \_mm\_rcp28\_round\_sd ( \_\_m128d a, \_\_m128d b, int sae); VRCP28SD \_\_m128d \_mm\_mask\_rcp28\_round\_sd(\_\_m128d s, \_\_mmask8 m, \_\_m128d a, \_\_m128d b, int sae); VRCP28SD \_\_m128d \_mm\_maskz\_rcp28\_round\_sd(\_\_mmask8 m, \_\_m128d a, \_\_m128d b, int sae);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### Other Exceptions

See Table 2-49, "Type E3 Class Exception Conditions."

# VRCP28PS—Approximation to the Reciprocal of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 CA /r VRCP28PS zmm1 {k1}{z}, zmm2/m512/m32bcst {sae}	Α	V/V	AVX512ER	Computes the approximate reciprocals ( < 2^-28 relative error) of the packed single precision floating-point values in zmm2/m512/m32bcst and stores the results in zmm1. Under writemask.

# **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A

#### **Description**

Computes the reciprocal approximation of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand) using the writemask k1. The approximate reciprocal is evaluated with less than  $2^-28$  of maximum relative error prior to final rounding. The final results are rounded to  $< 2^-23$  relative error before written to the destination.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm \infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm \infty$  is returned for that element.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRCP28xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

# **VRCP28PS (EVEX Encoded Versions)**

```
(KL, VL) = (16, 512)
FOR i := 0 TO KL-1
   i := j * 32
   IF k1[i] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                 THEN DEST[i+31:i] := RCP_28_SP(1.0/SRC[31:0]);
                 ELSE DEST[i+31:i] := RCP_28_SP(1.0/SRC[i+31:i]);
            FI;
   ELSE
        IF *merging-masking*
                                             ; merging-masking
             THEN *DEST[i+31:i] remains unchanged*
                                             ; zeroing-masking
                 DEST[i+31:i] := 0
        FI;
   FI:
ENDFOR;
```

# Table 8-5. VRCP28PS Special Cases

Input Value	Result Value	Comments
NAN	QNAN(input)	If (SRC = SNaN) then #I
0 ≤ X < 2 <sup>-126</sup>	INF	Positive input denormal or zero; #Z
-2 <sup>-126</sup> < X ≤ -0	-INF	Negative input denormal or zero; #Z
X > 2 <sup>126</sup>	+0.0f	
X < -2 <sup>126</sup>	-0.0f	
X = +ω	+0.0f	
Χ = -ω	-0.0f	
X = 2 <sup>-n</sup>	2 <sup>n</sup>	Exact result (unless input/output is a denormal)
X = -2 <sup>-n</sup>	-2 <sup>n</sup>	Exact result (unless input/output is a denormal)

# Intel C/C++ Compiler Intrinsic Equivalent

VRCP28PS \_mm512\_rcp28\_round\_ps ( \_\_m512 a, int sae); VRCP28PS \_\_m512 \_mm512\_mask\_rcp28\_round\_ps( \_\_m512 s, \_\_mmask16 m, \_\_m512 a, int sae); VRCP28PS \_\_m512 \_mm512\_maskz\_rcp28\_round\_ps( \_\_mmask16 m, \_\_m512 a, int sae);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

# **Other Exceptions**

See Table 2-48, "Type E2 Class Exception Conditions."

# VRCP28SS—Approximation to the Reciprocal of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.LLIG.66.0F38.W0 CB /r VRCP28SS xmm1 {k1}{z}, xmm2, xmm3/m32 {sae}	A	V/V	AVX512ER	Computes the approximate reciprocal ( < 2^-28 relative error) of the scalar single precision floating-point value in xmm3/m32 and stores the results in xmm1. Under writemask. Also, upper 3 single precision floating-point values (bits[127:32]) from xmm2 is copied to xmm1[127:32].

# **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1 Scalar	ModRM:reg (w)	ΕVΕΧ.νννν (r)	ModRM:r/m (r)	N/A

### **Description**

Computes the reciprocal approximation of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^-28$  of maximum relative error prior to final rounding. The final result is rounded to  $< 2^-23$  relative error before written into the low float32 element of the destination according to writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FTZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is  $\pm \infty$ ,  $\pm 0.0$  is returned for that element. Also, if any source element is  $\pm 0.0$ ,  $\pm \infty$  is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

A numerically exact implementation of VRCP28xx can be found at <a href="https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### VRCP28SS ((EVEX Encoded Versions)

# Table 8-6. VRCP28SS Special Cases

Input Value	Result Value	Comments
NAN	QNAN(input)	If (SRC = SNaN) then #I
0 ≤ X < 2 <sup>-126</sup>	INF	Positive input denormal or zero; #Z
-2 <sup>-126</sup> < X ≤ -0	-INF	Negative input denormal or zero; #Z
X > 2 <sup>126</sup>	+0.0f	
X < -2 <sup>126</sup>	-0.0f	
X = +ω	+0.0f	
Χ = -ω	-0.0f	
X = 2 <sup>-n</sup>	2 <sup>n</sup>	Exact result (unless input/output is a denormal)
X = -2 <sup>-n</sup>	-2 <sup>n</sup>	Exact result (unless input/output is a denormal)

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VRCP28SS __m128 _mm_rcp28_round_ss ( __m128 a, __m128 b, int sae);

VRCP28SS __m128 _mm_mask_rcp28_round_ss(__m128 s, __mmask8 m, __m128 a, __m128 b, int sae);

VRCP28SS __m128 _mm_maskz_rcp28_round_ss(__mmask8 m, __m128 a, __m128 b, int sae);
```

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### Other Exceptions

See Table 2-49, "Type E3 Class Exception Conditions."

# VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double Precision Floating-Point Values With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W1 CC /r VRSQRT28PD zmm1 {k1}{z}, zmm2/m512/m64bcst {sae}	A	V/V	AVX512ER	Computes approximations to the Reciprocal square root (<2^- 28 relative error) of the packed double precision floating-point values from zmm2/m512/m64bcst and stores result in zmm1with writemask k1.

#### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A

#### **Description**

Computes the reciprocal square root of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than 2^-28 of maximum relative error.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of -0 must return - $\omega$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return - $\omega$  and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRSQRT28xx can be found at <a href="https://software.intel.com/en-us/arti-cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsgrt14-vrcp28-vrsgrt28-vexp2">https://software.intel.com/en-us/arti-cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsgrt14-vrcp28-vrsgrt28-vexp2</a>.

#### Operation

# VRSQRT28PD (EVEX Encoded Versions)

```
(KL, VL) = (8, 512)
FOR j := 0 TO KL-1
   i := i * 64
   IF k1[j] OR *no writemask* THEN
             IF (EVEX.b = 1) AND (SRC *is memory*)
                 THEN DEST[i+63:i] := (1.0/ SQRT(SRC[63:0]));
                 ELSE DEST[i+63:i] := (1.0/ SQRT(SRC[i+63:i]));
             FI;
   ELSE
        IF *merging-masking*
                                              ; merging-masking
             THEN *DEST[i+63:i] remains unchanged*
             ELSE
                                              ; zeroing-masking
                 DEST[i+63:i] := 0
        FI;
   FI:
ENDFOR:
```

#### Table 8-7. VRSQRT28PD Special Cases

Input Value	Result Value	Comments	
NAN	QNAN(input)	If (SRC = SNaN) then #I	
X = 2 <sup>-2n</sup>	2 <sup>n</sup>		
X < 0	QNaN_Indefinite	Including -INF	
X = -0 or negative denormal	-INF	#Z	
X = +0 or positive denormal	+INF	#Z	
X = +INF	+0		

# Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28PD \_\_m512d \_mm512\_rsqrt28\_round\_pd(\_\_m512d a, int sae);

VRSQRT28PD \_\_m512d \_mm512\_mask\_rsqrt28\_round\_pd(\_\_m512d s, \_\_mmask8 m,\_\_m512d a, int sae);

VRSQRT28PD \_\_m512d \_mm512\_maskz\_rsqrt28\_round\_pd(\_\_mmask8 m,\_\_m512d a, int sae);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### **Other Exceptions**

See Table 2-48, "Type E2 Class Exception Conditions."

# VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double Precision Floating-Point Value With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.LLIG.66.0F38.W1 CD /r VRSQRT28SD xmm1 {k1}{z}, xmm2, xmm3/m64 {sae}	A	V/V	AVX512ER	Computes approximate reciprocal square root (<2^-28 relative error) of the scalar double precision floating-point value from xmm3/m64 and stores result in xmm1with writemask k1. Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].

#### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1 Scalar	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A

#### **Description**

Computes the reciprocal square root of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than  $2^-28$  of maximum relative error. The result is written into the low float64 element of xmm1 according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of -0 must return - $\omega$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return - $\omega$  and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register.

A numerically exact implementation of VRSQRT28xx can be found at <a href="https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

# Operation

#### VRSQRT28SD (EVEX Encoded Versions)

# Table 8-8. VRSQRT28SD Special Cases

Input Value	Result Value	Comments
NAN	QNAN(input)	If (SRC = SNaN) then #I
$X = 2^{-2n}$	2 <sup>n</sup>	
X < 0	QNaN_Indefinite	Including -INF
X = -0 or negative denormal	-INF	#Z
X = +0 or positive denormal	+INF	#Z
X = +INF	+0	

#### Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28SD \_\_m128d \_mm\_rsqrt28\_round\_sd(\_\_m128d a, \_\_m128d b, int rounding);
VRSQRT28SD \_\_m128d \_mm\_mask\_rsqrt28\_round\_sd(\_\_m128d s, \_\_mmask8 m,\_\_m128d a, \_\_m128d b, int rounding);
VRSQRT28SD \_\_m128d \_mm\_maskz\_rsqrt28\_round\_sd( \_\_mmask8 m,\_\_m128d a, \_\_m128d b, int rounding);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### **Other Exceptions**

See Table 2-49, "Type E3 Class Exception Conditions."

# VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single Precision Floating-Point Values With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 CC /r VRSQRT28PS zmm1 {k1}{z}, zmm2/m512/m32bcst {sae}	A	V/V	AVX512ER	Computes approximations to the Reciprocal square root (<2^-28 relative error) of the packed single precision floating-point values from zmm2/m512/m32bcst and stores result in zmm1with writemask k1.

#### **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Full	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A

#### Description

Computes the reciprocal square root of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than  $2^-28$  of maximum relative error prior to final rounding. The final results is rounded to  $< 2^-23$  relative error before written to the destination.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of -0 must return - $\omega$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return - $\omega$  and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

A numerically exact implementation of VRSQRT28xx can be found at <a href="https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### Operation

#### VRSQRT28PS (EVEX Encoded Versions)

```
(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
   i := j * 32
   IF k1[j] OR *no writemask* THEN
            IF (EVEX.b = 1) AND (SRC *is memorv*)
                 THEN DEST[i+31:i] := (1.0/ SQRT(SRC[31:0]));
                 ELSE DEST[i+31:i] := (1.0/ SQRT(SRC[i+31:i]));
            FI:
   FLSE
        IF *merging-masking*
                                              ; meraina-maskina
             THEN *DEST[i+31:i] remains unchanged*
                                              ; zeroing-masking
                 DEST[i+31:i] := 0
        FI:
   FI:
ENDFOR:
```

# Table 8-9. VRSQRT28PS Special Cases

Input Value	Result Value	Comments	
NAN	QNAN(input)	If (SRC = SNaN) then #I	
X = 2 <sup>-2n</sup>	2 <sup>n</sup>		
X < 0	QNaN_Indefinite	Including -INF	
X = -0 or negative denormal	-INF	#Z	
X = +0 or positive denormal	+INF	#Z	
X = +INF	+0		

# Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28PS \_\_m512 \_mm512\_rsqrt28\_round\_ps(\_\_m512 a, int sae); VRSQRT28PS \_\_m512 \_mm512\_mask\_rsqrt28\_round\_ps(\_\_m512 s, \_\_mmask16 m,\_\_m512 a, int sae); VRSQRT28PS \_\_m512 \_mm512\_maskz\_rsqrt28\_round\_ps(\_\_mmask16 m,\_\_m512 a, int sae);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### **Other Exceptions**

See Table 2-48, "Type E2 Class Exception Conditions."

# VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single Precision Floating-Point Value With Less Than 2^-28 Relative Error

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.LLIG.66.0F38.W0 CD /r VRSQRT28SS xmm1 {k1}{z}, xmm2, xmm3/m32 {sae}	А	V/V	AVX512ER	Computes approximate reciprocal square root (<2^-28 relative error) of the scalar single precision floating-point value from xmm3/m32 and stores result in xmm1with writemask k1. Also, upper 3 single precision floating-point value (bits[127:32]) from xmm2 is copied to xmm1[127:32].

## **Instruction Operand Encoding**

Op/(	n Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
Α	Tuple1 Scalar	ModRM:reg (w)	ΕVΕΧ.νννν (г)	ModRM:r/m (r)	N/A

#### **Description**

Computes the reciprocal square root of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than  $2^-28$  of maximum relative error prior to final rounding. The final result is rounded to  $< 2^-23$  relative error before written to the low float32 element of the destination according to the writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as  $-\infty$ , return the canonical NaN and set the Invalid Flag (#I).

A value of -0 must return - $\omega$  and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return - $\omega$  and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register.

A numerically exact implementation of VRSQRT28xx can be found at <a href="https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</a>.

#### **Operation**

#### VRSQRT28SS (EVEX Encoded Versions)

#### Table 8-10. VRSQRT28SS Special Cases

Input Value	Result Value	Comments	
NAN	QNAN(input)	If (SRC = SNaN) then #I	
X = 2 <sup>-2n</sup>	2 <sup>n</sup>		
X < 0	QNaN_Indefinite	Including -INF	
X = -0 or negative denormal	-INF	#Z	
X = +0 or positive denormal	+INF	#Z	
X = +INF	+0		

# Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28SS \_\_m128 \_mm\_rsqrt28\_round\_ss(\_\_m128 a, \_\_m128 b, int rounding);
VRSQRT28SS \_\_m128 \_mm\_mask\_rsqrt28\_round\_ss(\_\_m128 s, \_\_mmask8 m,\_\_m128 a,\_\_m128 b, int rounding);
VRSQRT28SS \_\_m128 \_mm\_maskz\_rsqrt28\_round\_ss(\_\_mmask8 m,\_\_m128 a,\_\_m128 b, int rounding);

#### **SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero.

#### **Other Exceptions**

See Table 2-49, "Type E3 Class Exception Conditions."

# VSCATTERPFODPS/VSCATTERPFOQPS/VSCATTERPFODPD/VSCATTERPFOQPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using TO Hint With Intent to Write

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 C6 /5 /vsib VSCATTERPF0DPS vm32z {k1}	A	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing single precision data using writemask k1 and T0 hint with intent to write.
EVEX.512.66.0F38.W0 C7 /5 /vsib VSCATTERPF0QPS vm64z {k1}	A	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing single precision data using writemask k1 and T0 hint with intent to write.
EVEX.512.66.0F38.W1 C6 /5 /vsib VSCATTERPFODPD vm32y {k1}	A	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing double precision data using writemask k1 and T0 hint with intent to write.
EVEX.512.66.0F38.W1 C7 /5 /vsib VSCATTERPF0QPD vm64z {k1}	A	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing double precision data using writemask k1 and T0 hint with intent to write.

## **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4	
Α	Tuple1 Scalar	BaseReg (R): VSIB:base, VectorReg(R): VSIB:index	N/A	N/A	N/A	

#### **Description**

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

cache lines will be brought into exclusive state (RFO) specified by a locality hint (T0):

• T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and gword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

#### **Operation**

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist.

VINDEX stands for the memory operand vector of indices (a vector register).

SCALE stands for the memory operand scalar (1, 2, 4 or 8).

DISP is the optional 1, 2 or 4 byte displacement.

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

```
VSCATTERPFODPS (EVEX Encoded Version)
```

```
(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    If k1[j]
        Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=0, RFO = 1)
    FI;
ENDFOR
```

#### VSCATTERPFODPD (EVEX Encoded Version)

#### VSCATTERPFOQPS (EVEX Encoded Version)

```
(KL, VL) = (8, 256)

FOR j := 0 TO KL-1

i := j * 64

IF k1[j]

Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=0, RFO = 1)

FI;

ENDFOR
```

#### VSCATTERPFOQPD (EVEX Encoded Version)

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VSCATTERPFODPD void _mm512_prefetch_i32scatter_pd(void *base, __m256i vdx, int scale, int hint);
VSCATTERPFODPD void _mm512_mask_prefetch_i32scatter_pd(void *base, __mmask8 m, __m256i vdx, int scale, int hint);
VSCATTERPFODPS void _mm512_prefetch_i32scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPFODPS void _mm512_mask_prefetch_i32scatter_ps(void *base, __mmask16 m, __m512i vdx, int scale, int hint);
VSCATTERPFOQPD void _mm512_prefetch_i64scatter_pd(void * base, __m512i vdx, int scale, int hint);
VSCATTERPFOQPD void _mm512_mask_prefetch_i64scatter_pd(void * base, __m512i vdx, int scale, int hint);
VSCATTERPFOQPS void _mm512_prefetch_i64scatter_ps(void * base, __m512i vdx, int scale, int hint);
VSCATTERPFOQPS void _mm512_mask_prefetch_i64scatter_ps(void * base, __mmask8 m, __m512i vdx, int scale, int hint);
```

#### **SIMD Floating-Point Exceptions**

None.

#### **Other Exceptions**

See Table 2-64, "Type E12NP Class Exception Conditions."

# VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using T1 Hint With Intent to Write

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
EVEX.512.66.0F38.W0 C6 /6 /vsib VSCATTERPF1DPS vm32z {k1}	А	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing single precision data using writemask k1 and T1 hint with intent to write.
EVEX.512.66.0F38.W0 C7 /6 /vsib VSCATTERPF1QPS vm64z {k1}	А	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing single precision data using writemask k1 and T1 hint with intent to write.
EVEX.512.66.0F38.W1 C6 /6 /vsib VSCATTERPF1DPD vm32y {k1}	А	V/V	AVX512PF	Using signed dword indices, prefetch sparse byte memory locations containing double precision data using writemask k1 and T1 hint with intent to write.
EVEX.512.66.0F38.W1 C7 /6 /vsib VSCATTERPF1QPD vm64z {k1}	А	V/V	AVX512PF	Using signed qword indices, prefetch sparse byte memory locations containing double precision data using writemask k1 and T1 hint with intent to write.

## **Instruction Operand Encoding**

Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4	
А	Tuple1 Scalar	BaseReg (R): VSIB:base, VectorReg(R): VSIB:index	N/A	N/A	N/A	

#### **Description**

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

cache lines will be brought into exclusive state (RFO) specified by a locality hint (T1):

• T1 (temporal data)—prefetch data into the second level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and gword indices, the instruction will prefetch eight memory locations.

Note that:

- (1) The prefetches may happen in any order (or not at all). The instruction is a hint.
- (2) The mask is left unchanged.
- (3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- (4) No FP nor memory faults may be produced by this instruction.
- (5) Prefetches do not handle cache line splits
- (6) A #UD is signaled if the memory operand is encoded without the SIB byte.

#### Operation

BASE\_ADDR stands for the memory operand base address (a GPR); may not exist.

VINDEX stands for the memory operand vector of indices (a vector register).

SCALE stands for the memory operand scalar (1, 2, 4 or 8).

DISP is the optional 1, 2 or 4 byte displacement.

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

```
VSCATTERPF1DPS (EVEX Encoded Version)
(KL, VL) = (16, 512)
FOR j := 0 TO KL-1
   i := j * 32
   IF k1[j]
       Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=1, RFO = 1)
   FI;
ENDFOR
VSCATTERPF1DPD (EVEX Encoded Version)
(KL, VL) = (8, 512)
FOR i := 0 TO KL-1
   i := j * 64
   k := j * 32
   IF k1[j]
       Prefetch([BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=1, RFO = 1)
   FI:
ENDFOR
VSCATTERPF1QPS (EVEX Encoded Version)
(KL, VL) = (8, 512)
FOR i := 0 TO KL-1
   i:= i * 64
   IF k1[i]
       Prefetch([BASE ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=1, RFO = 1)
   FI:
ENDFOR
VSCATTERPF1QPD (EVEX Encoded Version)
(KL, VL) = (8, 512)
FOR i := 0 TO KL-1
   i := j * 64
   k := i * 64
   IF k1[i]
       Prefetch( [BASE ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 1)
   FI:
ENDFOR
Intel C/C++ Compiler Intrinsic Equivalent
VSCATTERPF1DPD void _mm512_prefetch_i32scatter_pd(void *base, __m256i vdx, int scale, int hint);
VSCATTERPF1DPD void _mm512_mask_prefetch_i32scatter_pd(void *base, __mmask8 m, __m256i vdx, int scale, int hint);
VSCATTERPF1DPS void mm512 prefetch i32scatter ps(void *base, m512i vdx, int scale, int hint);
VSCATTERPF1DPS void mm512 mask prefetch i32scatter ps(void *base, mmask16 m, m512i vdx, int scale, int hint);
VSCATTERPF1QPD void _mm512_prefetch_i64scatter_pd(void * base, __m512i vdx, int scale, int hint);
VSCATTERPF1QPD void _mm512_mask_prefetch_i64scatter_pd(void * base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF1QPS void mm512 prefetch i64scatter ps(void *base, m512i vdx, int scale, int hint);
VSCATTERPF1QPS void _mm512_mask_prefetch_i64scatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
```

#### **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Table 2-64, "Type E12NP Class Exception Conditions."

Use the opcode tables in this chapter to interpret IA-32 and Intel 64 architecture object code. Instructions are divided into encoding groups:

- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSE4, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.

#### **NOTE**

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

#### A.1 USING OPCODE TABLES

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined. Cells marked "Reserved-NOP" are also reserved but may behave as NOP on certain processors. Software should not use opcodes corresponding blank cells or cells marked "Reserved-NOP" nor depend on the current behavior of those opcodes.

The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with 0FH (Table A-3), skip any instruction prefixes, the 0FH byte (0FH may be preceded by 66H, F2H, or F3H) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with 0F38H or 0F3AH (Table A-4), skip any instruction prefixes, 0F38H or 0F3AH and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, "Opcode Look-up Examples for One, Two, and Three-Byte Opcodes."

When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.

The escape (ESC) opcode tables for floating-point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of 00H-BFH, bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes outside the range of 00H-BFH are mapped by the bottom two tables on each page of the section.

# A.2 KEY TO ABBREVIATIONS

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lowercase letter, specifies the type of operand.

# A.2.1 Codes for Addressing Method

The following abbreviations are used to document addressing methods:

- A Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).
- B The VEX.vvvv field of the VEX prefix selects a general purpose register.

- C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
- D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).
- E A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.
- F EFLAGS/RFLAGS Register.
- G The reg field of the ModR/M byte selects a general register (for example, AX (000)).
- H The VEX.vvvv field of the VEX prefix selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. For legacy SSE encodings this operand does not exist, changing the instruction to destructive form.
- I Immediate data: the operand value is encoded in subsequent bytes of the instruction.
- J The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
- L The upper 4 bits of the 8-bit immediate selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type. (the MSB is ignored in 32-bit mode)
- M The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).
- N The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.
- O The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).
- P The reg field of the ModR/M byte selects a packed quadword MMX technology register.
- Q A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
- R The R/M field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).
- S The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).
- U The R/M field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.
- V The reg field of the ModR/M byte selects a 128-bit XMM register or a 256-bit YMM register, determined by operand type.
- W A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register, a 256-bit YMM register (determined by operand type), or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
- X Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).
- Y Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

# A.2.2 Codes for Operand Type

The following abbreviations are used to document operand types:

- a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
- b Byte, regardless of operand-size attribute.
- c Byte or word, depending on operand-size attribute.
- d Doubleword, regardless of operand-size attribute.

- dg Double-guadword, regardless of operand-size attribute.
- p 32-bit, 48-bit, or 80-bit pointer, depending on operand-size attribute.
- pd 128-bit or 256-bit packed double precision floating-point data.
- pi Quadword MMX technology register (for example: mm0).
- ps 128-bit or 256-bit packed single precision floating-point data.
- q Quadword, regardless of operand-size attribute.
- qq Quad-Quadword (256-bits), regardless of operand-size attribute.
- s 6-byte or 10-byte pseudo-descriptor.
- sd Scalar element of a 128-bit double precision floating data.
- ss Scalar element of a 128-bit single precision floating data.
- si Doubleword integer register (for example: eax).
- v Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
- w Word, regardless of operand-size attribute.
- x dq or qq based on the operand-size attribute.
- y Doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
- z Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.

# A.2.3 Register Codes

When an opcode requires a specific register as an operand, the register is identified by name (for example, AX, CL, or ESI). The name indicates whether the register is 64, 32, 16, or 8 bits wide.

A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32-bit sizes are possible; rXX is used when 16, 32, or 64-bit sizes are possible. For example: eAX indicates that the AX register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding "/x" to the register name to indicate the additional possibility. For example, rCX/r9 is used to indicate that the register could either be rCX or r9. Note that the size of r9 in this case is determined by the operand size attribute (just as for rCX).

# A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes

This section provides examples that demonstrate how opcode maps are used.

#### A.2.4.1 One-Byte Opcode Instructions

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1-byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:

- Instruction mnemonics and operand types using the notations listed in Section A.2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. Operand types are listed according to notations listed in Section A.2.

- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSHA; 06H, PUSH ES).

#### Example A-1. Look-up Example for 1-Byte Opcodes

Opcode 030500000000H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:

- The first digit (0) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operandsize attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05H, indicating that a 32-bit displacement follows (00000000H). The reg/opcode portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.

The instruction for this opcode is ADD EAX, mem\_op, and the offset of mem\_op is 00000000H.

Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg/opcode bits in the ModR/M byte as an opcode extension (refer to Section A.4).

# A.2.4.2 Two-Byte Opcode Instructions

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length begin with an escape opcode 0FH. The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and the escape opcode (0FH). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38H or 3AH; in this situation refer to Section A.2.4.3).

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).

#### Example A-2. Look-up Example for 2-Byte Opcodes

Look-up opcode 0FA4050000000003H for a SHLD instruction using Table A-3.

- The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev, Gv, and Ib. Interpret the operands as follows:
  - Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
  - Gv: The reg field of the ModR/M byte selects a general-purpose register.
  - Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The third byte is the ModR/M byte (05H). The mod and opcode/reg fields of ModR/M indicate that a 32-bit displacement is used to locate the first operand in memory and eAX as the second operand.
- The next part of the opcode is the 32-bit displacement for the destination memory operand (00000000H). The last byte stores immediate byte that provides the count of the shift (03H).

By this breakdown, it has been shown that this opcode represents the instruction: SHLD DS:00000000H, EAX,
 3.

# A.2.4.3 Three-Byte Opcode Instructions

The three-byte opcode maps shown in Table A-4 and Table A-5 includes primary opcodes that are either 3 or 4 bytes in length. Primary opcodes that are 3 bytes in length begin with two escape bytes 0F38H or 0F3A. The upper and lower four bits of the third opcode byte are used to index a particular row and column in Table A-4 or Table A-5.

Three-byte opcodes that are 4 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and two escape bytes (0F38H or 0F3AH). The upper and lower four bits of the fourth byte are used to index a particular row and column in Table A-4 or Table A-5.

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into the following case:

 A ModR/M byte is required and is interpreted according to the abbreviations listed in A.1 and Chapter 2, "Instruction Format," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.

# Example A-3. Look-up Example for 3-Byte Opcodes

Look-up opcode 660F3A0FC108H for a PALIGNR instruction using Table A-5.

- 66H is a prefix and 0F3AH indicate to use Table A-5. The opcode is located in row 0, column F indicating a PALIGNR instruction with operands Vdq, Wdq, and Ib. Interpret the operands as follows:
  - Vdq: The reg field of the ModR/M byte selects a 128-bit XMM register.
  - Wdq: The R/M field of the ModR/M byte selects either a 128-bit XMM register or memory location.
  - Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The next byte is the ModR/M byte (C1H). The reg field indicates that the first operand is XMM0. The mod shows that the R/M field specifies a register and the R/M indicates that the second operand is XMM1.
- The last byte is the immediate byte (08H).
- By this breakdown, it has been shown that this opcode represents the instruction: PALIGNR XMM0, XMM1, 8.

#### A.2.4.4 VEX Prefix Instructions

Instructions that include a VEX prefix are organized relative to the 2-byte and 3-byte opcode maps, based on the VEX.mmmmm field encoding of implied 0F, 0F38H, 0F3AH, respectively. Each entry in the opcode map of a VEX-encoded instruction is based on the value of the opcode byte, similar to non-VEX-encoded instructions.

A VEX prefix includes several bit fields that encode implied 66H, F2H, F3H prefix functionality (VEX.pp) and operand size/opcode information (VEX.L). See chapter 4 for details.

Opcode tables A2-A6 include both instructions with a VEX prefix and instructions without a VEX prefix. Many entries are only made once, but represent both the VEX and non-VEX forms of the instruction. If the VEX prefix is present all the operands are valid and the mnemonic is usually prefixed with a "v". If the VEX prefix is not present the VEX.vvvv operand is not available and the prefix "v" is dropped from the mnemonic.

A few instructions exist only in VEX form and these are marked with a superscript "v".

Operand size of VEX prefix instructions can be determined by the operand type code. 128-bit vectors are indicated by 'dq', 256-bit vectors are indicated by 'qq', and instructions with operands supporting either 128 or 256-bit, determined by VEX.L, are indicated by 'x'. For example, the entry "VMOVUPD Vx,Wx" indicates both VEX.L=0 and VEX.L=1 are supported.

# A.2.5 Superscripts Utilized in Opcode Tables

Table A-1 contains notes on particular encodings. These notes are indicated in the following opcode maps by superscripts. Gray cells indicate instruction groupings.

Table A-1. Superscripts Utilized in Opcode Tables

Superscript Symbol	Meaning of Symbol
1A	Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (refer to Section A.4, "Opcode Extensions For One-Byte And Two-byte Opcodes").
1B	Use the OFOB opcode (UD2 instruction), the OFB9H opcode (UD1 instruction), or the OFFFH opcode (UD0 instruction) when deliberately trying to generate an invalid opcode exception (#UD).
1C	Some instructions use the same two-byte opcode. If the instruction has variations, or the opcode represents different instructions, the ModR/M byte will be used to differentiate the instruction. For the value of the ModR/M byte needed to decode the instruction, see Table A-6.
i64	The instruction is invalid or not encodable in 64-bit mode. 40 through 4F (single-byte INC and DEC) are REX prefix combinations when in 64-bit mode (use FE/FF Grp 4 and 5 for INC and DEC).
o64	Instruction is only available when in 64-bit mode.
d64	When in 64-bit mode, instruction defaults to 64-bit operand size and cannot encode 32-bit operand size.
f64	The operand size is forced to a 64-bit operand size when in 64-bit mode (prefixes that change operand size are ignored for this instruction in 64-bit mode).
V	VEX form only exists. There is no legacy SSE form of the instruction. For Integer GPR instructions it means VEX prefix required.
v1	VEX128 & SSE forms only exist (no VEX256), when can't be inferred from the data size.

# A.3 ONE, TWO, AND THREE-BYTE OPCODE MAPS

See Table A-2 through Table A-5 below. The tables are multiple page presentations. Rows and columns with sequential relationships are placed on facing pages to make look-up tasks easier. Note that table footnotes are not presented on each page. Table footnotes for each table are presented on the last page of the table.

Table A-2. One-byte Opcode Map: (00H — F7H) \*

	0	1	2	3	4	5	6	7
0			AD	D			PUSH	POP
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	ES <sup>i64</sup>	ES <sup>i64</sup>
1		•	AD	С	•		PUSH	POP
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	SS <sup>i64</sup>	SS <sup>i64</sup>
2			AN	D			SEG=ES	DAA <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
3		ı	XO	1	1	1	SEG=SS (Prefix)	AAA <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(FICHA)	
4		ı	1	- 5	ster / REX <sup>o64</sup> Prefixe	1	1	•
	eAX REX	eCX REX.B	eDX REX.X	eBX REX.XB	eSP REX.R	eBP REX.RB	eSI REX.RX	eDI REX.RXB
5		I			eneral register			
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
6	PUSHA <sup>i64</sup> / PUSHAD <sup>i64</sup>	POPA <sup>i64</sup> / POPAD <sup>i64</sup>	BOUND <sup>i64</sup> Gv, Ma	ARPL <sup>i64</sup> Ew, Gw MOVSXD <sup>064</sup> Gv, Ev	SEG=FS (Prefix)	SEG=GS (Prefix)	Operand Size (Prefix)	Address Size (Prefix)
7			Jcc <sup>f</sup>		I cement jump on cor	l ndition		
	0	NO	B/NAE/C	NB/AE/NC	Z/E	NZ/NE	BE/NA	NBE/A
8		Immedia:	te Grp 1 <sup>1A</sup>		TE	ST	×	CHG
	Eb, lb	Ev, Iz	Eb, Ib <sup>i64</sup>	Ev, Ib	Eb, Gb	Ev, Gv	Eb, Gb	Ev, Gv
9	NOP			XCHG word, doul	ble-word or quad-wo	ord register with rAX	I	
	PAUSE(F3) XCHG r8, rAX	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
Α		M	OV		MOVS/B	MOVS/W/D/Q	CMPS/B	CMPS/W/D
	AL, Ob	rAX, Ov	Ob, AL	Ov, rAX	Yb, Xb	Yv, Xv	Xb, Yb	Xv, Yv
В				MOV immediate b	yte into byte register	r		
	AL/R8B, lb	CL/R9B, lb	DL/R10B, lb	BL/R11B, lb	AH/R12B, Ib	CH/R13B, lb	DH/R14B, lb	BH/R15B, lb
С	Shift C	Grp 2 <sup>1A</sup>	near RET <sup>f64</sup> lw	near RET <sup>f64</sup>	LES <sup>i64</sup> Gz, Mp	LDS <sup>i64</sup> Gz, Mp	Grp 11	<sup>1A</sup> - MOV
	Eb, lb	Ev, Ib	100		VEX+2byte	VEX+1byte	Eb, lb	Ev, Iz
D		Shift (	Grp 2 <sup>1A</sup>		AAM <sup>i64</sup> Ib	AAD <sup>i64</sup> Ib		XLAT/ XLATB
	Eb, 1	Ev, 1	Eb, CL	Ev, CL	aı	ai		ALAIB
E	LOOPNE <sup>f64</sup> /	LOOPE <sup>f64</sup> /	LOOP <sup>f64</sup>	JrCXZ <sup>f64</sup> /	II	N	(	DUT
	LOOPNZ <sup>f64</sup> Jb	LOOPZ <sup>f64</sup> Jb	Jb	Jb	AL, Ib	eAX, Ib	lb, AL	lb, eAX
F	LOCK	INT1	REPNE	REP/REPE	HLT	CMC	Unary	Grp 3 <sup>1A</sup>
	(Prefix)		XACQUIRE (Prefix)	XRELEASE (Prefix)			Eb	Ev

Table A-2. One-byte Opcode Map: (08H — FFH) \*

	8	9	Α	В	С	D	E	F
0			C	)R	I	l.	PUSH	2-byte
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	CS <sup>i64</sup>	escape (Table A-3)
1			SI	ВВ				POP DS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	DS <sup>i64</sup>	
2			SI	JB			SEG=CS	DAS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
3			CI	MP		_	SEG=DS	AAS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
4			[	DEC <sup>i64</sup> general regis	ster / REX <sup>o64</sup> Prefixe	s		
	eAX REX.W	eCX REX.WB	eDX REX.WX	eBX REX.WXB	eSP REX.WR	eBP REX.WRB	eSI REX.WRX	eDI REX.WRXB
5				POP <sup>d64</sup> into g	eneral register			
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
6	PUSH <sup>d64</sup> Iz	IMUL Gv, Ev, Iz	PUSH <sup>d64</sup> lb	IMUL Gv, Ev, Ib	INS/ INSB Yb, DX	INS/ INSW/ INSD	OUTS/ OUTSB DX, Xb	OUTS/ OUTSW/ OUTSD
					TD, DX	Yz, DX	DX, XD	DX, Xz
7			Jcc <sup>f</sup>	<sup>64</sup> , Jb- Short displac	cement jump on cond	lition		1
	S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
8		Me	OV		MOV	LEA	MOV	Grp 1A <sup>1A</sup> POP <sup>d64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	Ev, Sw	Gv, M	Sw, Ew	Ev
9	CBW/ CWDE/ CDQE	CWD/ CDQ/ CQO	far CALL <sup>i64</sup> Ap	FWAIT/ WAIT	PUSHF/D/Q <sup>d64</sup> / Fv	POPF/D/Q <sup>d64</sup> / Fv	SAHF	LAHF
Α	TE	ST	STOS/B	STOS/W/D/Q	LODS/B	LODS/W/D/Q	SCAS/B	SCAS/W/D/Q
	AL, Ib	rAX, Iz	Yb, AL	Yv, rAX	AL, Xb	rAX, Xv	AL, Yb	rAX, Yv
В			MOV immedi	iate word or double i	into word, double, or	quad register		
	rAX/r8, Iv	rCX/r9, Iv	rDX/r10, Iv	rBX/r11, Iv	rSP/r12, Iv	rBP/r13, Iv	rSI/r14, Iv	rDI/r15 , Iv
С	ENTER	LEAVE <sup>d64</sup>	far RET	far RET	INT3	INT	INTO <sup>i64</sup>	IRET/D/Q
	lw, lb		lw			lb		
D			E	SC (Escape to copre	ocessor instruction se	et)		L
E	near CALL <sup>f64</sup>		JMP	I	li li	N	(	DUT
	Jz	near <sup>f64</sup> Jz	far <sup>i64</sup> Ap	short <sup>f64</sup> Jb	AL, DX	eAX, DX	DX, AL	DX, eAX
F	CLC	STC	CLI	STI	CLD	STD	INC/DEC	INC/DEC

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-3. Two-byte Opcode Map: 00H - 77H (First Byte is 0FH) \*

	pfx	0	1	2	3	4	5	6	7
0		Grp 6 <sup>1A</sup>	Grp 7 <sup>1A</sup>	LAR Gv, Ew	LSL Gv, Ew		SYSCALL <sup>064</sup>	CLTS	SYSRET <sup>064</sup>
		vmovups Vps, Wps	vmovups Wps, Vps	vmovlps Vq, Hq, Mq vmovhlps Vq, Hq, Uq	vmovlps Mq, Vq	vunpcklps Vx, Hx, Wx	vunpckhps Vx, Hx, Wx	vmovhps <sup>v1</sup> Vdq, Hq, Mq vmovlhps Vdq, Hq, Uq	vmovhps <sup>v1</sup> Mq, Vq
1	66	vmovupd Vpd, Wpd	vmovupd Wpd,Vpd	vmovlpd Vq, Hq, Mq	vmovlpd Mq, Vq	vunpcklpd Vx,Hx,Wx	vunpckhpd Vx,Hx,Wx	vmovhpd <sup>v1</sup> Vdq, Hq, Mq	vmovhpd <sup>v1</sup> Mq, Vq
	F3	vmovss Vx, Hx, Wss	vmovss Wss, Hx, Vss	vmovsldup Vx, Wx				vmovshdup Vx, Wx	
	F2	vmovsd Vx, Hx, Wsd	vmovsd Wsd, Hx, Vsd	vmovddup Vx, Wx					
		MOV Rd, Cd	MOV Rd, Dd	MOV Cd, Rd	MOV Dd, Rd				
2									
3		WRMSR	RDTSC	RDMSR	RDPMC	SYSENTER	SYSEXIT		GETSEC
					CMOVcc, (Gv, E	v) - Conditional Move	L		
4		0	NO	B/C/NAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
		vmovmskps Gy, Ups	vsqrtps Vps, Wps	vrsqrtps Vps, Wps	vrcpps Vps, Wps	vandps Vps, Hps, Wps	vandnps Vps, Hps, Wps	vorps Vps, Hps, Wps	vxorps Vps, Hps, Wps
5	66	vmovmskpd Gy,Upd	vsqrtpd Vpd, Wpd			vandpd Vpd, Hpd, Wpd	vandnpd Vpd, Hpd, Wpd	vorpd Vpd, Hpd, Wpd	vxorpd Vpd, Hpd, Wpd
	F3		vsqrtss Vss, Hss, Wss	vrsqrtss Vss, Hss, Wss	vrcpss Vss, Hss, Wss				
	F2		vsqrtsd Vsd, Hsd, Wsd						
		punpcklbw Pq, Qd	punpcklwd Pq, Qd	punpckldq Pq, Qd	packsswb Pq, Qq	pcmpgtb Pq, Qq	pcmpgtw Pq, Qq	pcmpgtd Pq, Qq	packuswb Pq, Qq
6	66	vpunpcklbw Vx, Hx, Wx	vpunpcklwd Vx, Hx, Wx	vpunpckldq Vx, Hx, Wx	vpacksswb Vx, Hx, Wx	vpcmpgtb Vx, Hx, Wx	vpcmpgtw Vx, Hx, Wx	vpcmpgtd Vx, Hx, Wx	vpackuswb Vx, Hx, Wx
	F3								
		pshufw Pq, Qq, Ib	(Grp 12 <sup>1A</sup> )	(Grp 13 <sup>1A</sup> )	(Grp 14 <sup>1A</sup> )	pcmpeqb Pq, Qq	pcmpeqw Pq, Qq	pcmpeqd Pq, Qq	emms vzeroupper <sup>v</sup> vzeroall <sup>v</sup>
7	66	vpshufd Vx, Wx, Ib				vpcmpeqb Vx, Hx, Wx	vpcmpeqw Vx, Hx, Wx	vpcmpeqd Vx, Hx, Wx	
	F3	vpshufhw Vx, Wx, Ib							
	F2	vpshuflw Vx, Wx, Ib							

Table A-3. Two-byte Opcode Map: 08H - 7FH (First Byte is 0FH) \*

	pfx	8	9	Α	В	С	D	E	F
0		INVD	WBINVD		2-byte Illegal Opcodes UD2 <sup>1B</sup>		prefetchw(/1) Ev		
		Prefetch <sup>1C</sup>	Reserved-NOP	bndldx	bndstx		Reserved-NOP	<u> </u>	NOP /0 Ev
	66	(Grp 16 <sup>1A</sup> )		bndmov	bndmov				
1	F3			bndcl	bndmk				
	F2			bndcu	bndcn				
		vmovaps Vps, Wps	vmovaps Wps, Vps	cvtpi2ps Vps, Qpi	vmovntps Mps, Vps	cvttps2pi Ppi, Wps	cvtps2pi Ppi, Wps	vucomiss Vss, Wss	vcomiss Vss, Wss
2	66	vmovapd Vpd, Wpd	vmovapd Wpd,Vpd	cvtpi2pd Vpd, Qpi	vmovntpd Mpd, Vpd	cvttpd2pi Ppi, Wpd	cvtpd2pi Qpi, Wpd	vucomisd Vsd, Wsd	vcomisd Vsd, Wsd
_	F3			vcvtsi2ss Vss, Hss, Ey		vcvttss2si Gy, Wss	vcvtss2si Gy, Wss		
	F2			vcvtsi2sd Vsd, Hsd, Ey		vcvttsd2si Gy, Wsd	vcvtsd2si Gy, Wsd		
3		3-byte escape (Table A-4)		3-byte escape (Table A-5)					
			<u> </u>		CMOVcc(Gv, Ev)	- Conditional Move	<u> </u>	<u> </u>	<u> </u>
4		S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
		vaddps Vps, Hps, Wps	vmulps Vps, Hps, Wps	vcvtps2pd Vpd, Wps	vcvtdq2ps Vps, Wdq	vsubps Vps, Hps, Wps	vminps Vps, Hps, Wps	vdivps Vps, Hps, Wps	vmaxps Vps, Hps, Wps
5	66	vaddpd Vpd, Hpd, Wpd	vmulpd Vpd, Hpd, Wpd	vcvtpd2ps Vps, Wpd	vcvtps2dq Vdq, Wps	vsubpd Vpd, Hpd, Wpd	vminpd Vpd, Hpd, Wpd	vdivpd Vpd, Hpd, Wpd	vmaxpd Vpd, Hpd, Wpd
3	F3	vaddss Vss, Hss, Wss	vmulss Vss, Hss, Wss	vcvtss2sd Vsd, Hx, Wss	vcvttps2dq Vdq, Wps	vsubss Vss, Hss, Wss	vminss Vss, Hss, Wss	vdivss Vss, Hss, Wss	vmaxss Vss, Hss, Wss
	F2	vaddsd Vsd, Hsd, Wsd	vmulsd Vsd, Hsd, Wsd	vcvtsd2ss Vss, Hx, Wsd		vsubsd Vsd, Hsd, Wsd	vminsd Vsd, Hsd, Wsd	vdivsd Vsd, Hsd, Wsd	vmaxsd Vsd, Hsd, Wsd
		punpckhbw Pq, Qd	punpckhwd Pq, Qd	punpckhdq Pq, Qd	packssdw Pq, Qd			movd/q Pd, Ey	movq Pq, Qq
6	66	vpunpckhbw Vx, Hx, Wx	vpunpckhwd Vx, Hx, Wx	vpunpckhdq Vx, Hx, Wx	vpackssdw Vx, Hx, Wx	vpunpcklqdq Vx, Hx, Wx	vpunpckhqdq Vx, Hx, Wx	vmovd/q Vy, Ey	vmovdqa Vx, Wx
	F3								vmovdqu Vx, Wx
		VMREAD Ey, Gy	VMWRITE Gy, Ey					movd/q Ey, Pd	movq Qq, Pq
	66					vhaddpd Vpd, Hpd, Wpd	vhsubpd Vpd, Hpd, Wpd	vmovd/q Ey, Vy	vmovdqa Wx,Vx
7	F3							vmovq Vq, Wq	vmovdqu Wx,Vx
	F2					vhaddps Vps, Hps, Wps	vhsubps Vps, Hps, Wps		

# Table A-3. Two-byte Opcode Map: 80H - F7H (First Byte is 0FH) $^{\star}$

	pfx	0	1	2	3	4	5	6	7
				Jcc <sup>f6</sup>	<sup>4</sup> , Jz - Long-displac	ement jump on condition	on		
8		0	NO	B/CNAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
			•	•	SETcc, Eb - Byte	Set on condition		•	
9		0	NO	B/C/NAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
Α		PUSH <sup>d64</sup> FS	POP <sup>d64</sup> FS	CPUID	BT Ev, Gv	SHLD Ev, Gv, Ib	SHLD Ev, Gv, CL		
		CMPX	CHG	LSS	BTR	LFS	LGS	MO	VZX
В		Eb, Gb	Ev, Gv	Gv, Mp	Ev, Gv	Gv, Mp	Gv, Mp	Gv, Eb	Gv, Ew
		XADD Eb, Gb	XADD Ev, Gv	vcmpps Vps,Hps,Wps,Ib	movnti My, Gy	pinsrw Pq,Ry/Mw,lb	pextrw Gd, Nq, Ib	vshufps Vps,Hps,Wps,Ib	Grp 9 <sup>1A</sup>
С	66			vcmppd Vpd,Hpd,Wpd,Ib		vpinsrw Vdq,Hdq,Ry/Mw,Ib	vpextrw Gd, Udq, Ib	vshufpd Vpd,Hpd,Wpd,Ib	
	F3			vcmpss Vss,Hss,Wss,Ib					
	F2			vcmpsd Vsd,Hsd,Wsd,Ib					
			psrlw Pq, Qq	psrld Pq, Qq	psrlq Pq, Qq	paddq Pq, Qq	pmullw Pq, Qq		pmovmskb Gd, Nq
D	66	vaddsubpd Vpd, Hpd, Wpd	vpsrlw Vx, Hx, Wx	vpsrld Vx, Hx, Wx	vpsrlq Vx, Hx, Wx	vpaddq Vx, Hx, Wx	vpmullw Vx, Hx, Wx	vmovq Wq, Vq	vpmovmskb Gd, Ux
	F3							movq2dq Vdq, Nq	
	F2	vaddsubps Vps, Hps, Wps						movdq2q Pq, Uq	
		pavgb Pq, Qq	psraw Pq, Qq	psrad Pq, Qq	pavgw Pq, Qq	pmulhuw Pq, Qq	pmulhw Pq, Qq		movntq Mq, Pq
E	66	vpavgb Vx, Hx, Wx	vpsraw Vx, Hx, Wx	vpsrad Vx, Hx, Wx	vpavgw Vx, Hx, Wx	vpmulhuw Vx, Hx, Wx	vpmulhw Vx, Hx, Wx	vcvttpd2dq Vx, Wpd	vmovntdq Mx, Vx
	F3							vcvtdq2pd Vx, Wpd	
	F2							vcvtpd2dq Vx, Wpd	
			psllw Pq, Qq	pslld Pq, Qq	psllq Pq, Qq	pmuludq Pq, Qq	pmaddwd Pq, Qq	psadbw Pq, Qq	maskmovq Pq, Nq
F	66		vpsllw Vx, Hx, Wx	vpslld Vx, Hx, Wx	vpsllq Vx, Hx, Wx	vpmuludq Vx, Hx, Wx	vpmaddwd Vx, Hx, Wx	vpsadbw Vx, Hx, Wx	vmaskmovdqu Vdq, Udq
	F2	vlddqu Vx, Mx							

Table A-3. Two-byte Opcode Map: 88H — FFH (First Byte is 0FH) \*

	pfx	8	9	Α	В	С	D	E	F
_			l l	Jcc	<sup>64</sup> , Jz - Long-displac	ement jump on cond	dition		
8		S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
					SETcc, Eb - Byte	Set on condition		•	
9		S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
Α		PUSH <sup>d64</sup> GS	POP <sup>d64</sup> GS	RSM	BTS Ev, Gv	SHRD Ev, Gv, Ib	SHRD Ev, Gv, CL	(Grp 15 <sup>1A</sup> ) <sup>1C</sup>	IMUL Gv, Ev
В		JMPE (reserved for emulator on IPF)	Grp 10 <sup>1A</sup> Invalid Opcode <sup>1B</sup>	Grp 8 <sup>1A</sup> Ev, lb	BTC Ev, Gv	BSF Gv, Ev	BSR Gv, Ev	Gv, Eb	VSX Gv, Ew
	F3	POPCNT Gv, Ev				TZCNT Gv, Ev	LZCNT Gv, Ev		
					BS	WAP			
С		RAX/EAX/ R8/R8D	RCX/ECX/ R9/R9D	RDX/EDX/ R10/R10D	RBX/EBX/ R11/R11D	RSP/ESP/ R12/R12D	RBP/EBP/ R13/R13D	RSI/ESI/ R14/R14D	RDI/EDI/ R15/R15D
		psubusb Pq, Qq	psubusw Pq, Qq	pminub Pq, Qq	pand Pq, Qq	paddusb Pq, Qq	paddusw Pq, Qq	pmaxub Pq, Qq	pandn Pq, Qq
D	66	vpsubusb Vx, Hx, Wx	vpsubusw Vx, Hx, Wx	vpminub Vx, Hx, Wx	vpand Vx, Hx, Wx	vpaddusb Vx, Hx, Wx	vpaddusw Vx, Hx, Wx	vpmaxub Vx, Hx, Wx	vpandn Vx, Hx, Wx
	F3								
	F2								
		psubsb Pq, Qq	psubsw Pq, Qq	pminsw Pq, Qq	por Pq, Qq	paddsb Pq, Qq	paddsw Pq, Qq	pmaxsw Pq, Qq	pxor Pq, Qq
E	66	vpsubsb Vx, Hx, Wx	vpsubsw Vx, Hx, Wx	vpminsw Vx, Hx, Wx	vpor Vx, Hx, Wx	vpaddsb Vx, Hx, Wx	vpaddsw Vx, Hx, Wx	vpmaxsw Vx, Hx, Wx	vpxor Vx, Hx, Wx
_	F3								
	F2								
		psubb Pq, Qq	psubw Pq, Qq	psubd Pq, Qq	psubq Pq, Qq	paddb Pq, Qq	paddw Pq, Qq	paddd Pq, Qq	UD0
F	66	vpsubb Vx, Hx, Wx	vpsubw Vx, Hx, Wx	vpsubd Vx, Hx, Wx	vpsubq Vx, Hx, Wx	vpaddb Vx, Hx, Wx	vpaddw Vx, Hx, Wx	vpaddd Vx, Hx, Wx	
	F2								

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are 0F 38H) \*

	pfx	0	1	2	3	4	5	6	7
0		pshufb Pq, Qq	phaddw Pq, Qq	phaddd Pq, Qq	phaddsw Pq, Qq	pmaddubsw Pq, Qq	phsubw Pq, Qq	phsubd Pq, Qq	phsubsw Pq, Qq
	66	vpshufb Vx, Hx, Wx	vphaddw Vx, Hx, Wx	vphaddd Vx, Hx, Wx	vphaddsw Vx, Hx, Wx	vpmaddubsw Vx, Hx, Wx	vphsubw Vx, Hx, Wx	vphsubd Vx, Hx, Wx	vphsubsw Vx, Hx, Wx
1	66	pblendvb Vdq, Wdq			vcvtph2ps <sup>v</sup> Vx, Wx, Ib	blendvps Vdq, Wdq	blendvpd Vdq, Wdq	vpermps <sup>v</sup> Vqq, Hqq, Wqq	vptest Vx, Wx
2	66	vpmovsxbw Vx, Ux/Mq	vpmovsxbd Vx, Ux/Md	vpmovsxbq Vx, Ux/Mw	vpmovsxwd Vx, Ux/Mq	vpmovsxwq Vx, Ux/Md	vpmovsxdq Vx, Ux/Mq		
3	66	vpmovzxbw Vx, Ux/Mq	vpmovzxbd Vx, Ux/Md	vpmovzxbq Vx, Ux/Mw	vpmovzxwd Vx, Ux/Mq	vpmovzxwq Vx, Ux/Md	vpmovzxdq Vx, Ux/Mq	vpermd <sup>v</sup> Vqq, Hqq, Wqq	vpcmpgtq Vx, Hx, Wx
4	66	vpmulld Vx, Hx, Wx	vphminposuw Vdq, Wdq				vpsrlvd/q <sup>v</sup> Vx, Hx, Wx	vpsravd <sup>v</sup> Vx, Hx, Wx	vpsllvd/q <sup>v</sup> Vx, Hx, Wx
5									
6									
7									
8	66	INVEPT Gy, Mdq	INVVPID Gy, Mdq	INVPCID Gy, Mdq					
9	66	vgatherdd/q <sup>v</sup> Vx,Hx,Wx	vgatherqd/q <sup>v</sup> Vx,Hx,Wx	vgatherdps/d <sup>v</sup> Vx,Hx,Wx	vgatherqps/d <sup>v</sup> Vx,Hx,Wx			vfmaddsub132ps/d <sup>V</sup> Vx,Hx,Wx	vfmsubadd132ps/d <sup>V</sup> Vx,Hx,Wx
Α	66							vfmaddsub213ps/d <sup>V</sup> Vx,Hx,Wx	vfmsubadd213ps/d <sup>V</sup> Vx,Hx,Wx
В	66							vfmaddsub231ps/d <sup>V</sup> Vx,Hx,Wx	vfmsubadd231ps/d <sup>V</sup> Vx,Hx,Wx
С									
D									
Е									
		MOVBE Gy, My	MOVBE My, Gy	ANDN <sup>v</sup> Gy, By, Ey			BZHI <sup>v</sup> Gy, Ey, By		BEXTR <sup>V</sup> Gy, Ey, By
	66	MOVBE Gw, Mw	MOVBE Mw, Gw	- 3, 3, 3			- ,, ,, ,	ADCX Gy, Ey	SHLX <sup>v</sup> Gy, Ey, By
F	F3	-			Grp 17 <sup>1A</sup>		PEXT <sup>V</sup> Gy, By, Ey	ADOX Gy, Ey	SARX <sup>V</sup> Gy, Ey, By
	F2	CRC32 Gd, Eb	CRC32 Gd, Ey				PDEP <sup>V</sup> Gy, By, Ey	MULX <sup>v</sup> By,Gy,rDX,Ey	SHRX <sup>v</sup> Gy, Ey, By
	66 & F2	CRC32 Gd, Eb	CRC32 Gd, Ew					, , , , , , , , , , , , , , , , , , , ,	, , , ,

Table A-4. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 38H) \*

	pfx	8	9	Α	В	С	D	E	F
		psignb Pq, Qq	psignw Pq, Qq	psignd Pq, Qq	pmulhrsw Pq, Qq				
0	66	vpsignb Vx, Hx, Wx	vpsignw Vx, Hx, Wx	vpsignd Vx, Hx, Wx	vpmulhrsw Vx, Hx, Wx	vpermilps <sup>v</sup> Vx,Hx,Wx	vpermilpd <sup>v</sup> Vx,Hx,Wx	vtestps <sup>v</sup> Vx, Wx	vtestpd <sup>v</sup> Vx, Wx
1						pabsb Pq, Qq	pabsw Pq, Qq	pabsd Pq, Qq	
	66	vbroadcastss <sup>v</sup> Vx, Wd	vbroadcastsd <sup>v</sup> Vqq, Wq	vbroadcastf128 <sup>v</sup> Vqq, Mdq		vpabsb Vx, Wx	vpabsw Vx, Wx	vpabsd Vx, Wx	
2	66	vpmuldq Vx, Hx, Wx	vpcmpeqq Vx, Hx, Wx	vmovntdqa Vx, Mx	vpackusdw Vx, Hx, Wx	vmaskmovps <sup>v</sup> Vx,Hx,Mx	vmaskmovpd <sup>v</sup> Vx,Hx,Mx	vmaskmovps <sup>v</sup> Mx,Hx,Vx	vmaskmovpd <sup>v</sup> Mx,Hx,Vx
3	66	vpminsb Vx, Hx, Wx	vpminsd Vx, Hx, Wx	vpminuw Vx, Hx, Wx	vpminud Vx, Hx, Wx	vpmaxsb Vx, Hx, Wx	vpmaxsd Vx, Hx, Wx	vpmaxuw Vx, Hx, Wx	vpmaxud Vx, Hx, Wx
4									
5	66	vpbroadcastd <sup>v</sup> Vx, Wx	vpbroadcastq <sup>v</sup> Vx, Wx	vbroadcasti128 <sup>v</sup> Vqq, Mdq					
6									
7	66	vpbroadcastb <sup>v</sup> Vx, Wx	vpbroadcastw <sup>v</sup> Vx, Wx						
8	66					vpmaskmovd/q <sup>v</sup> Vx,Hx,Mx		vpmaskmovd/q <sup>v</sup> Mx,Vx,Hx	
9	66	vfmadd132ps/d <sup>V</sup> Vx, Hx, Wx	vfmadd132ss/d <sup>v</sup> Vx, Hx, Wx	vfmsub132ps/d <sup>V</sup> Vx, Hx, Wx	vfmsub132ss/d <sup>V</sup> Vx, Hx, Wx	vfnmadd132ps/d <sup>V</sup> Vx, Hx, Wx	vfnmadd132ss/d <sup>V</sup> Vx, Hx, Wx	vfnmsub132ps/d <sup>V</sup> Vx, Hx, Wx	vfnmsub132ss/d <sup>V</sup> Vx, Hx, Wx
Α	66	vfmadd213ps/d <sup>V</sup> Vx, Hx, Wx	vfmadd213ss/d <sup>v</sup> Vx, Hx, Wx	vfmsub213ps/d <sup>V</sup> Vx, Hx, Wx	vfmsub213ss/d <sup>v</sup> Vx, Hx, Wx	vfnmadd213ps/d <sup>V</sup> Vx, Hx, Wx	vfnmadd213ss/d <sup>V</sup> Vx, Hx, Wx	vfnmsub213ps/d <sup>V</sup> Vx, Hx, Wx	vfnmsub213ss/d <sup>V</sup> Vx, Hx, Wx
В	66	vfmadd231ps/d <sup>v</sup> Vx, Hx, Wx	vfmadd231ss/d <sup>v</sup> Vx, Hx, Wx	vfmsub231ps/d <sup>v</sup> Vx, Hx, Wx	vfmsub231ss/d <sup>v</sup> Vx, Hx, Wx	vfnmadd231ps/d <sup>V</sup> Vx, Hx, Wx	vfnmadd231ss/d <sup>V</sup> Vx, Hx, Wx	vfnmsub231ps/d <sup>V</sup> Vx, Hx, Wx	vfnmsub231ss/d <sup>V</sup> Vx, Hx, Wx
С		sha1nexte Vdq,Wdq	sha1msg1 Vdq,Wdq	sha1msg2 Vdq,Wdq	sha256rnds2 Vdq,Wdq	sha256msg1 Vdq,Wdq	sha256msg2 Vdq,Wdq		
	66								
D	66				VAESIMC Vdq, Wdq	VAESENC Vdq,Hdq,Wdq	VAESENCLAST Vdq,Hdq,Wdq	VAESDEC Vdq,Hdq,Wdq	VAESDECLAST Vdq,Hdq,Wdq
Е									
	66								
F	F3								
	F2								
	66 & F2								

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-5. Three-byte Opcode Map: 00H — F7H (First two bytes are 0F 3AH) \*

	pfx	0	1	2	3	4	5	6	7
0	66	vpermq <sup>v</sup> Vqq, Wqq, Ib	vpermpd <sup>v</sup> Vqq, Wqq, Ib	vpblendd <sup>v</sup> Vx,Hx,Wx,Ib		vpermilps <sup>v</sup> Vx, Wx, Ib	vpermilpd <sup>v</sup> Vx, Wx, Ib	vperm2f128 <sup>v</sup> Vqq,Hqq,Wqq,Ib	
1	66					vpextrb Rd/Mb, Vdq, Ib	vpextrw Rd/Mw, Vdq, Ib	vpextrd/q Ey, Vdq, Ib	vextractps Ed, Vdq, Ib
2	66	vpinsrb Vdq,Hdq,Ry/Mb,Ib	vinsertps Vdq,Hdq,Udq/Md,Ib	vpinsrd/q Vdq,Hdq,Ey,Ib					
3									
4	66	vdpps Vx,Hx,Wx,Ib	vdppd Vdq,Hdq,Wdq,Ib	vmpsadbw Vx,Hx,Wx,Ib		vpclmulqdq Vdq,Hdq,Wdq,Ib		vperm2i128 <sup>v</sup> Vqq,Hqq,Wqq,Ib	
5									
6	66	vpcmpestrm Vdq, Wdq, Ib	vpcmpestri Vdq, Wdq, Ib	vpcmpistrm Vdq, Wdq, Ib	vpcmpistri Vdq, Wdq, Ib				
7									
8									
9									
Α									
В									
С									
D									
Е									
F	F2	RORX <sup>v</sup> Gy, Ey, Ib							

Table A-5. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 3AH) \*

	pfx	8	9	Α	В	С	D	E	F
0									palignr Pq, Qq, lb
	66	vroundps Vx,Wx,Ib	vroundpd Vx,Wx,Ib	vroundss Vss,Wss,Ib	vroundsd Vsd,Wsd,Ib	vblendps Vx,Hx,Wx,Ib	vblendpd Vx,Hx,Wx,Ib	vpblendw Vx,Hx,Wx,Ib	vpalignr Vx,Hx,Wx,Ib
1	66	vinsertf128 <sup>v</sup> Vqq,Hqq,Wqq,Ib	vextractf128 <sup>v</sup> Wdq,Vqq,lb				vcvtps2ph <sup>v</sup> Wx, Vx, Ib		
2									
3	66	vinserti128 <sup>v</sup> Vqq,Hqq,Wqq,Ib	vextracti128 <sup>v</sup> Wdq,Vqq,Ib						
4	66			vblendvps <sup>v</sup> Vx,Hx,Wx,Lx	vblendvpd <sup>v</sup> Vx,Hx,Wx,Lx	vpblendvb <sup>v</sup> Vx,Hx,Wx,Lx			
5									
6									
7									
8									
9									
Α									
В						.14 1. 4			
С						sha1rnds4 Vdq,Wdq,Ib			
D	66								VAESKEYGEN Vdq, Wdq, Ib
Е									
F									

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

# A.4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWO-BYTE OPCODES

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.




Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)

Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16, second column) provide a table entry point. The encoding for the r/m field for each instruction can be established using the third column of the table.

# A.4.1 Opcode Look-up Examples Using Opcode Extensions

An Example is provided below.

#### Example A-4. Interpreting an ADD Instruction

An ADD instruction with a 1-byte opcode of 80H is a Group 1 instruction:

- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).

#### Example A-5. Looking Up 0F01C3H

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3, and Table A-6:

- OF indicates that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- C3 is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The Op/Reg bits [5,4,3] are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits [2,1,0] are 011B. This identifies the opcode as the VMRESUME instruction.

# A.4.2 Opcode Extension Tables

See Table A-6 below.

Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \*

			-				of the ModR/		•		is)
Opcode	Group	Mod 7,6	pfx	000	001	010	011	100	101	110	111
80-83	1	mem, 11B		ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
8F	1A	mem, 11B		POP							
C0,C1 reg, imm D0, D1 reg, 1 D2, D3 reg, CL	2	mem, 11B		ROL	ROR	RCL	RCR	SHL/SAL	SHR		SAR
F6, F7	3	mem, 11B		TEST lb/lz		NOT	NEG	MUL AL/rAX	IMUL AL/rAX	DIV AL/rAX	IDIV AL/rAX
FE	4	mem, 11B		INC Eb	DEC Eb						
FF	5	mem, 11B		INC Ev	DEC Ev	near CALL <sup>f64</sup> Ev	far CALL Ep	near JMP <sup>f64</sup> Ev	far JMP Mp	PUSH <sup>d64</sup> Ev	
0F 00	6	mem, 11B		SLDT Rv/Mw	STR Rv/Mw	LLDT Ew	LTR Ew	VERR Ew	VERW Ew		
		mem		SGDT Ms	SIDT Ms	LGDT Ms	LIDT Ms	SMSW Mw/Rv		LMSW Ew	INVLPG Mb
0F 01	7	11B		VMCALL (001) VMLAUNCH (010) VMRESUME (011) VMXOFF (100)		XGETBV (000) XSETBV (001) VMFUNC (100) XEND (101) XTEST (110) ENCLU(111)					SWAPGS <sup>064</sup> (000) RDTSCP (001)
0F BA	8	mem, 11B						ВТ	BTS	BTR	BTC
0F C7	9	mem	66 F3		CMPXCH8B Mq CMPXCHG16B Mdq					VMPTRLD Mq VMCLEAR Mq VMXON Mq	VMPTRST Mq
		11B	F3							RDRAND Rv	RDSEED Rv RDPID Rd/q
0F B9	10	mem 11B					UD1	ı			*
		mem		MOV		1		i			1
C6	11	11B		Eb, Ib							XABORT (000) lb
C7		mem 11B		MOV Ev, Iz							XBEGIN (000) Jz
		mem									
0F 71	12	11B	66			psrlw Nq, lb vpsrlw Hx,Ux,lb		psraw Nq, lb vpsraw Hx,Ux,Ib		psllw Nq, lb vpsllw Hx,Ux,Ib	
		mem				1 14,04,10		114,04,10		110,00,10	
0F 72	13	11B	66			psrld Nq, Ib vpsrld		psrad Nq, lb vpsrad		pslld Nq, lb vpslld	
		mem				Hx,Ux,Ib		Hx,Ux,Ib		Hx,Ux,Ib	
0F 73	14					psrlq Nq, Ib				psllq Nq, lb	
		11B	66			vpsrlq Hx,Ux,Ib	vpsrldq Hx,Ux,Ib			vpsllq Hx,Ux,Ib	vpslldq Hx,Ux,Ib

Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \* (Contd.)

					Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)						
Opcode	Group	Mod 7,6	pfx	000	001	010	011	100	101	110	111
		mem		fxsave	fxrstor	Idmxcsr	stmxcsr	XSAVE	XRSTOR	XSAVEOPT	clflush
0F AE	15								Ifence	mfence	sfence
		11B	F3	RDFSBASE Ry	RDGSBASE Ry	WRFSBASE Ry	WRGSBASE Ry				
0F 18	16	mem		prefetch NTA	prefetch T0	prefetch T1	prefetch T2		Rese	erved NOP	
		11B					Reserved	NOP			
VEX 0E38 E3	17	mem			BLSR	BLSMSK <sup>v</sup>	BLSI				
VEX.0F38 F3	17	11B			Ву, Еу	Ву, Еу	Ву, Еу				

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

#### A.5 ESCAPE OPCODE INSTRUCTIONS

Opcode maps for coprocessor escape instruction opcodes (x87 floating-point instruction opcodes) are in Table A-7 through Table A-22. These maps are grouped by the first byte of the opcode, from D8-DF. Each of these opcodes has a ModR/M byte. If the ModR/M byte is within the range of 00H-BFH, bits 3-5 of the ModR/M byte are used as an opcode extension, similar to the technique used for 1-and 2-byte opcodes (see A.4). If the ModR/M byte is outside the range of 00H through BFH, the entire ModR/M byte is used as an opcode extension.

# A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes

Examples are provided below.

#### Example A-6. Opcode with ModR/M Byte in the 00H through BFH Range

DD0504000000H can be interpreted as follows:

- The instruction encoded with this opcode can be located in Section . Since the ModR/M byte (05H) is within the 00H through BFH range, bits 3 through 5 (000) of this byte indicate the opcode for an FLD double-real instruction (see Table A-9).
- The double-real value to be loaded is at 00000004H (the 32-bit displacement that follows and belongs to this
  opcode).

#### Example A-7. Opcode with ModR/M Byte outside the 00H through BFH Range

D8C1H can be interpreted as follows:

- This example illustrates an opcode with a ModR/M byte outside the range of 00H through BFH. The instruction can be located in Section A.4.
- In Table A-8, the ModR/M byte C1H indicates row C, column 1 (the FADD instruction using ST(0), ST(1) as operands).

# A.5.2 Escape Opcode Instruction Tables

Tables are listed below.

#### A.5.2.1 Escape Opcodes with D8 as First Byte

Table A-7 and A-8 contain maps for the escape instruction opcodes that begin with D8H. Table A-7 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-7. D8 Opcode Map When ModR/M Byte is Within O
-------------------------------------------------------

	nnn Field of ModR/M Byte (refer to Figure A.4)										
000B	001B	010B	011B	100B	101B	110B	111B				
FADD single-real	FMUL single-real	FCOM single-real	FCOMP single-real	FSUB single-real	FSUBR single-real	FDIV single-real	FDIVR single-real				

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-8 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-8. D8 Opcode Map When ModR/M Byte is Outside 00H to BFH \*

						15/15 5 5/1/10					
	0	1	2	3	4	5	6	7			
С		FADD									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D				FC	MC						
	ST(0),ST(0)	ST(0),ST(1)	ST(0),T(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
Е				FS	UB						
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
F	FDIV										
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			

	8	9	Α	В	С	D	E	F		
С	FMUL									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D		FCOMP								
	ST(0),ST(0)	ST(0),ST(1)	ST(0),T(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е				FSU	JBR					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
F	FDIVR									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		

#### NOTES:

# A.5.2.2 Escape Opcodes with D9 as First Byte

Table A-9 and A-10 contain maps for escape instruction opcodes that begin with D9H. Table A-9 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-9. D9 Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte											
000B	001B	010B	011B	100B	101B	110B	111B					
FLD single-real		FST single-real	FSTP single-real	FLDENV 14/28 bytes	FLDCW 2 bytes	FSTENV 14/28 bytes	FSTCW 2 bytes					

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-10 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-10. D9 Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7			
С		FLD									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D	FNOP										
Е	FCHS	FABS			FTST	FXAM					
F	F2XM1	FYL2X	FPTAN	FPATAN	FXTRACT	FPREM1	FDECSTP	FINCSTP			

	8	9	Α	В	С	D	E	F			
С		FXCH									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D											
Е	FLD1	FLDL2T	FLDL2E	FLDPI	FLDLG2	FLDLN2	FLDZ				
F	FPREM	FYL2XP1	FSQRT	FSINCOS	FRNDINT	FSCALE	FSIN	FCOS			

#### NOTES:

# A.5.2.3 Escape Opcodes with DA as First Byte

Table A-11 and A-12 contain maps for escape instruction opcodes that begin with DAH. Table A-11 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-11. DA Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte										
000B         001B         010B         011B         100B         101B         110B         111B											
FIADD dword-integer	FIMUL dword-integer	FICOM dword-integer	FICOMP dword-integer	FISUB dword-integer	FISUBR dword-integer	FIDIV dword-integer	FIDIVR dword-integer				

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-12 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-12. DA Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7			
С	FCMOVB										
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D	FCMOVBE										
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
E											
F											

	8	9	Α	В	С	D	E	F			
С	FCMOVE										
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D		FCMOVU									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
Ε		FUCOMPP									
F											

#### NOTES:

# A.5.2.4 Escape Opcodes with DB as First Byte

Table A-13 and A-14 contain maps for escape instruction opcodes that begin with DBH. Table A-13 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte										
000B	001B	010B	011B	100B	101B	110B	111B			
FILD dword-integer	FISTTP dword-integer	FIST dword-integer	FISTP dword-integer		FLD extended-real		FSTP extended-real			

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-14 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-14. DB Opcode Map When ModR/M Byte is Outside 00H to BFH \*

			•	•						
	0	1	2	3	4	5	6	7		
С				FCM	OVNB					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D	FCMOVNBE									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е			FCLEX	FINIT						
F				FC	OMI					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
	8	9	Α	В	С	D	E	F		
С				FCM	OVNE					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D				FCMC	DVNU					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е	FUCOMI									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
	(-), (-)	0.(0),0.(.)	- · (-), - · (-)	(-), (-)	· /· · · /	. , . ,	. , . ,	, , , ,		
F	(-), (-)	3 (6),5 (1)	- : (-), - : (-)	(-7, (-7)	( ) ( )	, , , ,	.,,,,	, , , , ,		

#### **NOTES:**

# A.5.2.5 Escape Opcodes with DC as First Byte

Table A-15 and A-16 contain maps for escape instruction opcodes that begin with DCH. Table A-15 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-15. DC Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte (refer to Figure A-1)										
000B         001B         010B         011B         100B         101B         110B         111B										
FADD double-real	FMUL double-real	FCOM double-real	FCOMP double-real	FSUB double-real	FSUBR double-real	FDIV double-real	FDIVR double-real			

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-16 shows the map if the ModR/M byte is outside the range of 00H-BFH. In this case the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-16. DC Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7
С	FADD							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
D								
Е				FSU	JBR			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
F				FD	IVR			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
	8	9	Α	В	С	D	E	F
С				FM	IUL			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
D								
E	E FSUB							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
F				FC	DIV			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)

#### **NOTES:**

## A.5.2.6 Escape Opcodes with DD as First Byte

Table A-17 and A-18 contain maps for escape instruction opcodes that begin with DDH. Table A-17 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-17. DD Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte							
000B	001B	010B	011B	100B	101B	110B	111B
FLD double-real	FISTTP integer64	FST double-real	FSTP double-real	FRSTOR 98/108bytes		FSAVE 98/108bytes	FSTSW 2 bytes

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-18 shows the map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-18. DD Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7
С	FFREE							
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
D				F	ST			
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
Е				FUC	СОМ			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
F								
	8	9	Α	В	С	D	E	F
С								
D				FS	STP			
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
Е				FUC	OMP		•	`
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
F								

#### NOTES:

#### A.5.2.7 Escape Opcodes with DE as First Byte

Table A-19 and A-20 contain opcode maps for escape instruction opcodes that begin with DEH. Table A-19 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. In this case, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-19. DE Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte							
000B	001B	010B	011B	100B	101B	110B	111B	
FIADD word-integer	FIMUL word-integer	FICOM word-integer	FICOMP word-integer	FISUB word-integer	FISUBR word-integer	FIDIV word-integer	FIDIVR word-integer	

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-20 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-20. DE Opcode Map When ModR/M Byte is Outside 00H to BFH \*

				ор типоп пос	Dy to 15 c			
	0	1	2	3	4	5	6	7
С	FADDP							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
D								
Е				FSU	BRP			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
F				FDI	VRP			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
	8	9	Α	В	С	D	E	F
С				FM	ULP			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
D		FCOMPP						
Е	FSUBP							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)
F				FD	IVP			
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0).	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)

#### NOTES:

#### A.5.2.8 Escape Opcodes with DF As First Byte

Table A-21 and A-22 contain the opcode maps for escape instruction opcodes that begin with DFH. Table A-21 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-21. DF Opcode Map When ModR/M Byte is Within 00H to BFH \*

ĺ	nnn Field of ModR/M Byte							
	000B	001B	010B	011B	100B	101B	110B	111B
	FILD word-integer	FISTTP word-integer	FIST word-integer	FISTP word-integer	FBLD packed-BCD	FILD qword-integer	FBSTP packed-BCD	FISTP qword-integer

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-22 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-22. DF Opcode Map When ModR/M Byte is Outside 00H to BFH  $^{\star}$ 

	0	1	2	3	4	5	6	7
С								
D		<b>.</b>	<b>.</b>	<b>.</b>	<b>.</b>	T	T	
Е	FSTSW AX							
F				FCC	MIP			
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)
	8	9	Α	В	С	D	E	F
С		<b>.</b>	<u> </u>	<u> </u>	<b>.</b>	T	T	
D						T	T	
Е		<b>,</b>	<b>,</b>	FUC	OMIP	<del>,</del>	<del>,</del>	
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)
F								

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

This page was Ieft intentionally left blank.

This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture's machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

## B.1 MACHINE INSTRUCTION FORMAT

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:

- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)




Figure B-1. General Machine Instruction Format

The following sections discuss this format.

# **B.1.1** Legacy Prefixes

The legacy prefixes noted in Figure B-1 include 66H, 67H, F2H, and F3H. They are optional, except when F2H, F3H, and 66H are used in instruction extensions. Legacy prefixes must be placed before REX prefixes.

Refer to Chapter 2, "Instruction Format," in the Intel $^{\$}$  64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on legacy prefixes.

#### B.1.2 REX Prefixes

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

Refer to Chapter 2, "Instruction Format," in the Intel $^{(8)}$  64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on REX prefixes.

# B.1.3 Opcode Fields

The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.

Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field (2 bits), the reg field (3 bits; this field is sometimes an opcode extension), and the R/M field (3 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.

If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

Refer to Chapter 2, "Instruction Format," in the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on opcodes.

## B.1.4 Special Fields

Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.

Field Name	Description	Number of Bits
reg	General-register specifier (see Table B-4 or B-5).	3
W	Specifies if data is byte or full-sized, where full-sized is 16 or 32 bits (see Table B-6).	1
S	Specifies sign extension of an immediate field (see Table B-7).	1
sreg2	Segment register specifier for CS, SS, DS, ES (see Table B-8).	2
sreg3	Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8).	3
eee	Specifies a special-purpose (control or debug) register (see Table B-9).	3
tttn	For conditional instructions, specifies a condition asserted or negated (see Table B-12).	4
d	Specifies direction of data operation (see Table B-11).	1

Table B-1. Special Fields Within Instruction Encodings

# B.1.4.1 Reg Field (reg) for Non-64-Bit Modes

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

Table B-2. Encoding of reg Field When w Field is Not Present in Instruction

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations
000	AX	EAX
001	CX	ECX
010	DX	EDX
011	BX	EBX
100	SP	ESP
101	BP	EBP
110	SI	ESI
111	DI	EDI

Table B-3. Encoding of reg Field When w Field is Present in Instruction

	Register Specified by reg Field During 16-Bit Data Operations						
rog	Function	of w Field					
reg	When w = 0	When w = 1					
000	AL	AX					
001	CL	CX					
010	DL	DX					
011	BL	BX					
100	AH	SP					
101	CH	BP					
110	DH	SI					
111	ВН	DI					

	Register Specified by reg Field During 32-Bit Data Operations						
roc	Function of w Field						
reg	When w = 0	When w = 1					
000	AL	EAX					
001	CL	ECX					
010	DL	EDX					
011	BL	EBX					
100	AH	ESP					
101	СН	EBP					
110	DH	ESI					
111	BH	EDI					

# B.1.4.2 Reg Field (reg) for 64-Bit Mode

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence of and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

Table B-4.	Encoding of	rea Field When v	w Field is Not F	Present in Instruction

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations	Register Selected during 64-Bit Data Operations
000	AX	EAX	RAX
001	CX	ECX	RCX
010	DX	EDX	RDX
011	BX	EBX	RBX
100	SP	ESP	RSP
101	BP	EBP	RBP
110	SI	ESI	RSI
111	DI	EDI	RDI

Table B-5. Encoding of reg Field When w Field is Present in Instruction

Register Specified by reg Field During 16-Bit Data Operations		
	Function of w Field	
reg	When w = 0	When w = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH <sup>1</sup>	SP
101	CH <sup>1</sup>	BP
110	$DH^1$	SI
111	BH <sup>1</sup>	DI

Register Specified by reg Field During 32-Bit Data Operations		
500	Function of w Field	
reg	When w = 0	When w = 1
000	AL	EAX
001	CL	ECX
010	DL	EDX
011	BL	EBX
100	AH*	ESP
101	CH*	EBP
110	DH*	ESI
111	BH*	EDI

#### **NOTES:**

#### B.1.4.3 Encoding of Operand Size (w) Bit

The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

Table B-6. Encoding of Operand Size (w) Bit

w Bit	Operand Size When Operand-Size Attribute is 16 Bits	Operand Size When Operand-Size Attribute is 32 Bits
0	8 Bits	8 Bits
1	16 Bits	32 Bits

<sup>1.</sup> AH, CH, DH, BH can not be encoded when REX prefix is used. Such an expression defaults to the low byte.

# B.1.4.4 Sign-Extend (s) Bit

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

Table B-7. Encoding of Sign-Extend (s) Bit

s	Effect on 8-Bit Immediate Data	Effect on 16- or 32-Bit Immediate Data
0	None	None
1	Sign-extend to fill 16-bit or 32-bit destination	None

## B.1.4.5 Segment Register (sreg) Field

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

Table B-8. Encoding of the Segment Register (sreg) Field

2-Bit sreg2 Field	Segment Register Selected
00	ES
01	CS
10	SS
11	DS

3-Bit sreg3 Field	Segment Register Selected
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	Reserved <sup>1</sup>
111	Reserved

#### **NOTES:**

1. Do not use reserved encodings.

# B.1.4.6 Special-Purpose Register (eee) Field

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 though 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

Table B-9. Encoding of Special-Purpose Register (eee) Field

eee	Control Register	Debug Register
000	CR0	DR0
001	Reserved <sup>1</sup>	DR1
010	CR2	DR2
011	CR3	DR3
100	CR4 Reserved	
101	Reserved Reserved	
110	Reserved	DR6
111	Reserved	DR7

#### **NOTES:**

1. Do not use reserved encodings.

# B.1.4.7 Condition Test (tttn) Field

For conditional instructions (such as conditional jumps and set on condition), the condition test field (tttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition (n = 0) or its negation (n = 1).

- For 1-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the second opcode byte.

Table B-10 shows the encoding of the tttn field.

Mnemonic Condition tttn 0 Overflow 0000 0001 NO No overflow 0010 B, NAE Below, Not above or equal NB, AE 0011 Not below, Above or equal 0100 E, Z Equal, Zero 0101 NE, NZ Not equal, Not zero BE, NA 0110 Below or equal, Not above 0111 NBE, A Not below or equal, Above 1000 Sign 1001 NS Not sign 1010 P. PF Parity, Parity Even NP, PO 1011 Not parity, Parity Odd L, NGE 1100 Less than, Not greater than or equal to

Table B-10. Encoding of Conditional Test (tttn) Field

# B.1.4.8 Direction (d) Bit

1101

1110

1111

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.

Not less than, Greater than or equal to

Less than or equal to. Not greater than

Not less than or equal to, Greater than

NL, GE

LE, NG

NLE, G

- When used for integer instructions, the d bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol "d" in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the d bit is shown as bit 2 of the first byte of the primary opcode.

	recipies the discount of the control	
d	Source	Destination
0	reg Field	ModR/M or SIB Byte
1	ModR/M or SIB Byte	reg Field

Table B-11. Encoding of Operation Direction (d) Bit

#### B.1.5 Other Notes

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.

Table B-12. Notes on Instruction Encoding

Symbol	Note	
Α	A value of 11B in bits 7 and 6 of the ModR/M byte is reserved.	
В	A value of 01B (or 10B) in bits 7 and 6 of the ModR/M byte is reserved.	

# B.2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes

Instruction and Format	Encoding
AAA - ASCII Adjust after Addition	0011 0111
AAD – ASCII Adjust AX before Division	1101 0101 : 0000 1010
AAM - ASCII Adjust AX after Multiply	1101 0100 : 0000 1010
AAS – ASCII Adjust AL after Subtraction	0011 1111
ADC - ADD with Carry	
register1 to register2	0001 000w: 11 reg1 reg2
register2 to register1	0001 001w:11 reg1 reg2
memory to register	0001 001w: mod reg r/m
register to memory	0001 000w : mod reg r/m
immediate to register	1000 00sw : 11 010 reg : immediate data
immediate to AL, AX, or EAX	0001 010w : immediate data
immediate to memory	1000 00sw : mod 010 r/m : immediate data
ADD - Add	
register1 to register2	0000 000w: 11 reg1 reg2
register2 to register1	0000 001w:11 reg1 reg2
memory to register	0000 001w : mod reg r/m
register to memory	0000 000w : mod reg r/m
immediate to register	1000 00sw : 11 000 reg : immediate data
immediate to AL, AX, or EAX	0000 010w : immediate data
immediate to memory	1000 00sw: mod 000 r/m: immediate data
AND - Logical AND	
register1 to register2	0010 000w:11 reg1 reg2
register2 to register1	0010 001w:11 reg1 reg2
memory to register	0010 001w : mod reg r/m
register to memory	0010 000w : mod reg r/m
immediate to register	1000 00sw : 11 100 reg : immediate data
immediate to AL, AX, or EAX	0010 010w : immediate data
immediate to memory	1000 00sw : mod 100 r/m : immediate data
	•

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
ARPL - Adjust RPL Field of Selector	
from register	0110 0011 : 11 reg1 reg2
from memory	0110 0011 : mod reg r/m
BOUND - Check Array Against Bounds	0110 0010 : mod <sup>A</sup> reg r/m
BSF - Bit Scan Forward	
register1, register2	0000 1111 : 1011 1100 : 11 reg1 reg2
memory, register	0000 1111 : 1011 1100 : mod reg r/m
BSR - Bit Scan Reverse	
register1, register2	0000 1111 : 1011 1101 : 11 reg1 reg2
memory, register	0000 1111 : 1011 1101 : mod reg r/m
BSWAP - Byte Swap	0000 1111 : 1100 1 reg
BT - Bit Test	-
register, immediate	0000 1111 : 1011 1010 : 11 100 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
register1, register2	0000 1111 : 1010 0011 : 11 reg2 reg1
memory, reg	0000 1111 : 1010 0011 : mod reg r/m
BTC - Bit Test and Complement	
register, immediate	0000 1111 : 1011 1010 : 11 111 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 111 r/m : imm8 data
register1, register2	0000 1111 : 1011 1011 : 11 reg2 reg1
memory, reg	0000 1111 : 1011 1011 : mod reg r/m
BTR - Bit Test and Reset	<u>'</u>
register, immediate	0000 1111 : 1011 1010 : 11 110 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 110 r/m : imm8 data
register1, register2	0000 1111 : 1011 0011 : 11 reg2 reg1
memory, reg	0000 1111 : 1011 0011 : mod reg r/m
BTS - Bit Test and Set	
register, immediate	0000 1111 : 1011 1010 : 11 101 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 101 r/m : imm8 data
register1, register2	0000 1111 : 1010 1011 : 11 reg2 reg1
memory, reg	0000 1111 : 1010 1011 : mod reg r/m
CALL - Call Procedure (in same segment)	·
direct	1110 1000 : full displacement
register indirect	1111 1111 : 11 010 reg
memory indirect	1111 1111 : mod 010 r/m
CALL - Call Procedure (in other segment)	
direct	1001 1010 : unsigned full offset, selector
indirect	1111 1111 : mod 011 r/m
	<u> </u>

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
CBW - Convert Byte to Word	1001 1000
CDQ - Convert Doubleword to Qword	1001 1001
CLC - Clear Carry Flag	1111 1000
CLD - Clear Direction Flag	1111 1100
CLI - Clear Interrupt Flag	1111 1010
CLTS - Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110
CMC - Complement Carry Flag	1111 0101
CMP - Compare Two Operands	
register1 with register2	0011 100w:11 reg1 reg2
register2 with register1	0011 101w:11 reg1 reg2
memory with register	0011 100w : mod reg r/m
register with memory	0011 101w : mod reg r/m
immediate with register	1000 00sw: 11 111 reg: immediate data
immediate with AL, AX, or EAX	0011 110w : immediate data
immediate with memory	1000 00sw: mod 111 r/m: immediate data
CMPS/CMPSB/CMPSW/CMPSD - Compare String Operands	1010 011w
CMPXCHG - Compare and Exchange	
register1, register2	0000 1111 : 1011 000w : 11 reg2 reg1
memory, register	0000 1111 : 1011 000w : mod reg r/m
CPUID - CPU Identification	0000 1111 : 1010 0010
CWD - Convert Word to Doubleword	1001 1001
CWDE - Convert Word to Doubleword	1001 1000
DAA - Decimal Adjust AL after Addition	0010 0111
DAS - Decimal Adjust AL after Subtraction	0010 1111
DEC – Decrement by 1	
register	1111 111w:11 001 reg
register (alternate encoding)	0100 1 reg
memory	1111 111w: mod 001 r/m
DIV - Unsigned Divide	
AL, AX, or EAX by register	1111 011w:11 110 reg
AL, AX, or EAX by memory	1111 011w: mod 110 r/m
HLT - Halt	1111 0100
IDIV – Signed Divide	
AL, AX, or EAX by register	1111 011w:11 111 reg
AL, AX, or EAX by memory	1111 011w: mod 111 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
IMUL - Signed Multiply	
AL, AX, or EAX with register	1111 011w:11 101 reg
AL, AX, or EAX with memory	1111 011w: mod 101 reg
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
register with memory	0000 1111 : 1010 1111 : mod reg r/m
register1 with immediate to register2	0110 10s1 : 11 reg1 reg2 : immediate data
memory with immediate to register	0110 10s1 : mod reg r/m : immediate data
IN – Input From Port	•
fixed port	1110 010w: port number
variable port	1110 110w
INC - Increment by 1	
гед	1111 111w:11 000 reg
reg (alternate encoding)	0100 0 reg
memory	1111 111w: mod 000 r/m
INS - Input from DX Port	0110 110w
INT n - Interrupt Type n	1100 1101 : type
INT - Single-Step Interrupt 3	1100 1100
INTO - Interrupt 4 on Overflow	1100 1110
INVD - Invalidate Cache	0000 1111 : 0000 1000
INVLPG - Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
INVPCID - Invalidate Process-Context Identifier	0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m
IRET/IRETD - Interrupt Return	1100 1111
Jcc - Jump if Condition is Met	
8-bit displacement	0111 tttn:8-bit displacement
full displacement	0000 1111 : 1000 tttn : full displacement
JCXZ/JECXZ – Jump on CX/ECX Zero Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
JMP - Unconditional Jump (to same segment)	
short	1110 1011 : 8-bit displacement
direct	1110 1001 : full displacement
register indirect	1111 1111 : 11 100 reg
memory indirect	1111 1111 : mod 100 r/m
JMP - Unconditional Jump (to other segment)	
direct intersegment	1110 1010 : unsigned full offset, selector
indirect intersegment	1111 1111 : mod 101 r/m
LAHF - Load Flags into AHRegister	1001 1111

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding	
LAR – Load Access Rights Byte		
from register	0000 1111 : 0000 0010 : 11 reg1 reg2	
from memory	0000 1111 : 0000 0010 : mod reg r/m	
LDS - Load Pointer to DS	1100 0101 : mod <sup>A,B</sup> reg r/m	
LEA - Load Effective Address	1000 1101 : mod <sup>A</sup> reg r/m	
LEAVE – High Level Procedure Exit	1100 1001	
LES - Load Pointer to ES	1100 0100 : mod <sup>A,B</sup> reg r/m	
LFS - Load Pointer to FS	0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m	
LGDT - Load Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 010 г/m	
LGS - Load Pointer to GS	0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m	
LIDT - Load Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m	
LLDT - Load Local Descriptor Table Register	·	
LDTR from register	0000 1111 : 0000 0000 : 11 010 reg	
LDTR from memory	0000 1111 : 0000 0000 : mod 010 г/m	
LMSW - Load Machine Status Word		
from register	0000 1111 : 0000 0001 : 11 110 reg	
from memory	0000 1111 : 0000 0001 : mod 110 r/m	
LOCK - Assert LOCK# Signal Prefix	1111 0000	
LODS/LODSB/LODSW/LODSD - Load String Operand	1010 110w	
LOOP - Loop Count	1110 0010 : 8-bit displacement	
LOOPZ/LOOPE - Loop Count while Zero/Equal	1110 0001 : 8-bit displacement	
LOOPNZ/LOOPNE - Loop Count while not Zero/Equal	1110 0000 : 8-bit displacement	
LSL - Load Segment Limit		
from register	0000 1111 : 0000 0011 : 11 reg1 reg2	
from memory	0000 1111 : 0000 0011 : mod reg r/m	
LSS - Load Pointer to SS	0000 1111 : 1011 0010 : mod <sup>A</sup> reg г/m	
LTR - Load Task Register		
from register	0000 1111 : 0000 0000 : 11 011 reg	
from memory	0000 1111 : 0000 0000 : mod 011 r/m	
MOV - Move Data		
register1 to register2	1000 100w:11 reg1 reg2	
register2 to register1	1000 101w:11 reg1 reg2	
memory to reg	1000 101w : mod reg r/m	
reg to memory	1000 100w : mod reg r/m	
immediate to register	1100 011w:11 000 reg:immediate data	
immediate to register (alternate encoding)	1011 w reg : immediate data	
immediate to memory	1100 011w: mod 000 r/m: immediate data	
memory to AL, AX, or EAX	1010 000w: full displacement	
	<u> </u>	

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding	
AL, AX, or EAX to memory	1010 001w: full displacement	
MOV - Move to/from Control Registers	•	
CRO from register	0000 1111 : 0010 0010 : 000 reg	
CR2 from register	0000 1111 : 0010 0010 : 010reg	
CR3 from register	0000 1111 : 0010 0010 : 011 reg	
CR4 from register	0000 1111 : 0010 0010 : 100 reg	
register from CRO-CR4	0000 1111 : 0010 0000 : eee reg	
MOV - Move to/from Debug Registers		
DRO-DR3 from register	0000 1111 : 0010 0011 : eee reg	
DR4-DR5 from register	0000 1111 : 0010 0011 : eee reg	
DR6-DR7 from register	0000 1111 : 0010 0011 : eee reg	
register from DR6-DR7	0000 1111 : 0010 0001 : eee reg	
register from DR4-DR5	0000 1111 : 0010 0001 : eee reg	
register from DRO-DR3	0000 1111 : 0010 0001 : eee reg	
MOV - Move to/from Segment Registers		
register to segment register	1000 1110 : 11 sreg3 reg	
register to SS	1000 1110 : 11 sreg3 reg	
memory to segment reg	1000 1110 : mod sreg3 r/m	
memory to SS	1000 1110 : mod sreg3 r/m	
segment register to register	1000 1100 : 11 sreg3 reg	
segment register to memory	1000 1100 : mod sreg3 r/m	
MOVBE - Move data after swapping bytes		
memory to register	0000 1111 : 0011 1000:1111 0000 : mod reg r/m	
register to memory	0000 1111 : 0011 1000:1111 0001 : mod reg r/m	
MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String	1010 010w	
MOVSX - Move with Sign-Extend		
memory to reg	0000 1111 : 1011 111w : mod reg r/m	
MOVZX - Move with Zero-Extend		
register2 to register1	0000 1111 : 1011 011w : 11 reg1 reg2	
memory to register	0000 1111 : 1011 011w : mod reg r/m	
MUL - Unsigned Multiply		
AL, AX, or EAX with register	1111 011w:11 100 reg	
AL, AX, or EAX with memory	1111 011w: mod 100 r/m	
NEG - Two's Complement Negation		
register	1111 011w:11 011 reg	
memory	1111 011w: mod 011 r/m	
NOP - No Operation	1001 0000	

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding	
NOP - Multi-byte No Operation <sup>1</sup>		
register	0000 1111 0001 1111 : 11 000 reg	
memory	0000 1111 0001 1111 : mod 000 r/m	
NOT - One's Complement Negation		
register	1111 011w:11 010 reg	
memory	1111 011w: mod 010 r/m	
OR - Logical Inclusive OR		
register1 to register2	0000 100w : 11 reg1 reg2	
register2 to register1	0000 101w:11 reg1 reg2	
memory to register	0000 101w : mod reg r/m	
register to memory	0000 100w : mod reg r/m	
immediate to register	1000 00sw : 11 001 reg : immediate data	
immediate to AL, AX, or EAX	0000 110w : immediate data	
immediate to memory	1000 00sw: mod 001 r/m: immediate data	
OUT - Output to Port		
fixed port	1110 011w: port number	
variable port	1110 111w	
OUTS - Output to DX Port	0110 111w	
POP - Pop a Word from the Stack		
register	1000 1111 : 11 000 reg	
register (alternate encoding)	0101 1 reg	
memory	1000 1111 : mod 000 r/m	
POP - Pop a Segment Register from the Stack (Note: CS cannot	be sreg2 in this usage.)	
segment register DS, ES	000 sreg2 111	
segment register SS	000 sreg2 111	
segment register FS, GS	0000 1111: 10 sreg3 001	
POPA/POPAD - Pop All General Registers	0110 0001	
POPF/POPFD - Pop Stack into FLAGS or EFLAGS Register	1001 1101	
PUSH – Push Operand onto the Stack		
register	1111 1111 : 11 110 reg	
register (alternate encoding)	0101 0 reg	
memory	1111 1111 : mod 110 r/m	
immediate	0110 10s0 : immediate data	
PUSH - Push Segment Register onto the Stack		
segment register CS,DS,ES,SS	000 sreg2 110	
segment register FS,GS	0000 1111: 10 sreg3 000	
PUSHA/PUSHAD – Push All General Registers	0110 0000	
	I .	

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
PUSHF/PUSHFD - Push Flags Register onto the Stack	1001 1100
RCL – Rotate thru Carry Left	
register by 1	1101 000w: 11 010 reg
memory by 1	1101 000w: mod 010 r/m
register by CL	1101 001w: 11 010 reg
memory by CL	1101 001w: mod 010 r/m
register by immediate count	1100 000w : 11 010 reg : imm8 data
memory by immediate count	1100 000w : mod 010 r/m : imm8 data
RCR - Rotate thru Carry Right	
register by 1	1101 000w: 11 011 reg
memory by 1	1101 000w: mod 011 r/m
register by CL	1101 001w: 11 011 reg
memory by CL	1101 001w: mod 011 r/m
register by immediate count	1100 000w : 11 011 reg : imm8 data
memory by immediate count	1100 000w : mod 011 r/m : imm8 data
RDMSR - Read from Model-Specific Register	0000 1111 : 0011 0010
RDPMC - Read Performance Monitoring Counters	0000 1111 : 0011 0011
RDTSC - Read Time-Stamp Counter	0000 1111 : 0011 0001
RDTSCP - Read Time-Stamp Counter and Processor ID	0000 1111 : 0000 0001: 1111 1001
REP INS - Input String	1111 0011 : 0110 110w
REP LODS - Load String	1111 0011 : 1010 110w
REP MOVS - Move String	1111 0011 : 1010 010w
REP OUTS - Output String	1111 0011 : 0110 111w
REP STOS - Store String	1111 0011 : 1010 101w
REPE CMPS - Compare String	1111 0011 : 1010 011w
REPE SCAS – Scan String	1111 0011 : 1010 111w
REPNE CMPS – Compare String	1111 0010 : 1010 011w
REPNE SCAS - Scan String	1111 0010 : 1010 111w
RET - Return from Procedure (to same segment)	
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET - Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
ROL - Rotate Left	
register by 1	1101 000w:11 000 reg
memory by 1	1101 000w: mod 000 r/m
register by CL	1101 001w:11 000 reg
memory by CL	1101 001w: mod 000 r/m
register by immediate count	1100 000w : 11 000 reg : imm8 data
memory by immediate count	1100 000w : mod 000 r/m : imm8 data
ROR - Rotate Right	
register by 1	1101 000w:11 001 reg
memory by 1	1101 000w: mod 001 r/m
register by CL	1101 001w:11 001 reg
memory by CL	1101 001w: mod 001 r/m
register by immediate count	1100 000w : 11 001 reg : imm8 data
memory by immediate count	1100 000w : mod 001 r/m : imm8 data
RSM - Resume from System Management Mode	0000 1111 : 1010 1010
SAHF - Store AH into Flags	1001 1110
SAL - Shift Arithmetic Left	same instruction as SHL
SAR - Shift Arithmetic Right	
register by 1	1101 000w:11 111 reg
memory by 1	1101 000w: mod 111 r/m
register by CL	1101 001w:11 111 reg
memory by CL	1101 001w: mod 111 r/m
register by immediate count	1100 000w : 11 111 reg : imm8 data
memory by immediate count	1100 000w : mod 111 r/m : imm8 data
SBB - Integer Subtraction with Borrow	
register1 to register2	0001 100w:11 reg1 reg2
register2 to register1	0001 101w:11 reg1 reg2
memory to register	0001 101w : mod reg r/m
register to memory	0001 100w : mod reg r/m
immediate to register	1000 00sw : 11 011 reg : immediate data
immediate to AL, AX, or EAX	0001 110w : immediate data
immediate to memory	1000 00sw: mod 011 r/m: immediate data
SCAS/SCASB/SCASW/SCASD - Scan String	1010 111w
SETcc - Byte Set on Condition	
register	0000 1111 : 1001 tttn : 11 000 reg
memory	0000 1111 : 1001 tttn : mod 000 r/m
SGDT - Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
SHL - Shift Left	
register by 1	1101 000w: 11 100 reg
memory by 1	1101 000w: mod 100 r/m
register by CL	1101 001w:11 100 reg
memory by CL	1101 001w: mod 100 r/m
register by immediate count	1100 000w : 11 100 reg : imm8 data
memory by immediate count	1100 000w : mod 100 r/m : imm8 data
SHLD - Double Precision Shift Left	
register by immediate count	0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8
memory by immediate count	0000 1111 : 1010 0100 : mod reg r/m : imm8
register by CL	0000 1111 : 1010 0101 : 11 reg2 reg1
memory by CL	0000 1111 : 1010 0101 : mod reg r/m
SHR - Shift Right	
register by 1	1101 000w:11 101 reg
memory by 1	1101 000w: mod 101 r/m
register by CL	1101 001w:11 101 reg
memory by CL	1101 001w: mod 101 r/m
register by immediate count	1100 000w : 11 101 reg : imm8 data
memory by immediate count	1100 000w : mod 101 r/m : imm8 data
SHRD - Double Precision Shift Right	
register by immediate count	0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8
memory by immediate count	0000 1111 : 1010 1100 : mod reg r/m : imm8
register by CL	0000 1111 : 1010 1101 : 11 reg2 reg1
memory by CL	0000 1111 : 1010 1101 : mod reg r/m
SIDT - Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
SLDT - Store Local Descriptor Table Register	
to register	0000 1111 : 0000 0000 : 11 000 reg
to memory	0000 1111 : 0000 0000 : mod 000 r/m
SMSW - Store Machine Status Word	
to register	0000 1111 : 0000 0001 : 11 100 reg
to memory	0000 1111 : 0000 0001 : mod 100 r/m
STC - Set Carry Flag	1111 1001
STD - Set Direction Flag	1111 1101
STI - Set Interrupt Flag	1111 1011
STOS/STOSB/STOSW/STOSD - Store String Data	1010 101w
STR - Store Task Register	
to register	0000 1111 : 0000 0000 : 11 001 reg
to memory	0000 1111 : 0000 0000 : mod 001 r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding
SUB - Integer Subtraction	
register1 to register2	0010 100w : 11 reg1 reg2
register2 to register1	0010 101w:11 reg1 reg2
memory to register	0010 101w : mod reg r/m
register to memory	0010 100w : mod reg r/m
immediate to register	1000 00sw : 11 101 reg : immediate data
immediate to AL, AX, or EAX	0010 110w : immediate data
immediate to memory	1000 00sw: mod 101 r/m: immediate data
TEST - Logical Compare	
register1 and register2	1000 010w : 11 reg1 reg2
memory and register	1000 010w : mod reg r/m
immediate and register	1111 011w:11 000 reg:immediate data
immediate and AL, AX, or EAX	1010 100w : immediate data
immediate and memory	1111 011w : mod 000 r/m : immediate data
UD0 - Undefined instruction	0000 1111 : 1111 1111
UD1 - Undefined instruction	0000 1111 : 0000 1011
UD2 - Undefined instruction	0000 FFFF : 0000 1011
VERR - Verify a Segment for Reading	
register	0000 1111 : 0000 0000 : 11 100 reg
memory	0000 1111 : 0000 0000 : mod 100 r/m
VERW - Verify a Segment for Writing	
register	0000 1111 : 0000 0000 : 11 101 reg
memory	0000 1111 : 0000 0000 : mod 101 r/m
WAIT - Wait	1001 1011
WBINVD - Writeback and Invalidate Data Cache	0000 1111 : 0000 1001
WRMSR - Write to Model-Specific Register	0000 1111 : 0011 0000
XADD - Exchange and Add	
register1, register2	0000 1111 : 1100 000w : 11 reg2 reg1
memory, reg	0000 1111 : 1100 000w : mod reg r/m
XCHG - Exchange Register/Memory with Register	
register1 with register2	1000 011w:11 reg1 reg2
AX or EAX with reg	1001 0 reg
memory with reg	1000 011w : mod reg r/m
XLAT/XLATB - Table Look-up Translation	1101 0111
XOR – Logical Exclusive OR	
register1 to register2	0011 000w:11 reg1 reg2
register2 to register1	0011 001w:11 reg1 reg2
memory to register	0011 001w: mod reg r/m

Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

Instruction and Format	Encoding	
register to memory	0011 000w: mod reg r/m	
immediate to register	1000 00sw : 11 110 reg : immediate data	
immediate to AL, AX, or EAX	0011 010w : immediate data	
immediate to memory	1000 00sw : mod 110 r/m : immediate data	
Prefix Bytes		
address size	0110 0111	
LOCK	1111 0000	
operand size	0110 0110	
CS segment override	0010 1110	
DS segment override	0011 1110	
ES segment override	0010 0110	
FS segment override	0110 0100	
GS segment override	0110 0101	
SS segment override	0011 0110	

#### **NOTES:**

# B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

Table B-14. Special Symbols

Symbol	Application
S	If the value of REX.W. is 1, it overrides the presence of 66H.
w	The value of bit W. in REX is has no effect.

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode

Instruction and Format	Encoding	
ADC - ADD with Carry		
register1 to register2	0100 0R0B: 0001 000w: 11 reg1 reg2	
qwordregister1 to qwordregister2	0100 1R0B: 0001 0001: 11 qwordreg1 qwordreg2	
register2 to register1	0100 0R0B: 0001 001w: 11 reg1 reg2	
qwordregister1 to qwordregister2	0100 1R0B: 0001 0011: 11 qwordreg1 qwordreg2	
memory to register	0100 0RXB: 0001 001w: mod reg r/m	
memory to qwordregister	0100 1RXB: 0001 0011: mod qwordreg r/m	
register to memory	0100 0RXB: 0001 000w: mod reg r/m	
qwordregister to memory	0100 1RXB: 0001 0001: mod qwordreg r/m	
immediate to register	0100 000B : 1000 00sw : 11 010 reg : immediate	
immediate to qwordregister	0100 100B : 1000 0001 : 11 010 qwordreg : imm32	
immediate to qwordregister	0100 1R0B : 1000 0011 : 11 010 qwordreg : imm8	

<sup>1.</sup> The multi-byte NOP instruction does not alter the content of the register and will not issue a memory operation.

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate to AL, AX, or EAX	0001 010w : immediate data
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 010 r/m : immediate
immediate32 to memory64	0100 10XB: 1000 0001: mod 010 r/m: imm32
immediate8 to memory64	0100 10XB: 1000 0031: mod 010 r/m: imm8
ADD - Add	
register1 to register2	0100 OROB : 0000 000w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0000 : 11 qwordreg1 qwordreg2
register2 to register1	0100 OROB: 0000 001w: 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0010 : 11 qwordreg1 qwordreg2
memory to register	0100 ORXB: 0000 001w: mod reg r/m
memory64 to qwordregister	0100 1RXB : 0000 0000 : mod qwordreg r/m
register to memory	0100 ORXB: 0000 000w: mod reg r/m
qwordregister to memory64	0100 1RXB: 0000 0011: mod qwordreg r/m
immediate to register	0100 0000B : 1000 00sw : 11 000 reg : immediate data
immediate32 to qwordregister	0100 100B : 1000 0001 : 11 010 qwordreg : imm
immediate to AL, AX, or EAX	0000 010w : immediate8
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 000 r/m : immediate
immediate32 to memory64	0100 10XB: 1000 0001: mod 010 r/m: imm32
immediate8 to memory64	0100 10XB: 1000 0011: mod 010 r/m: imm8
AND - Logical AND	
register1 to register2	0100 0R0B 0010 000w: 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0010 0001 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B 0010 001w:11 reg1 reg2
register1 to register2	0100 1R0B 0010 0011 : 11 qwordreg1 qwordreg2
memory to register	0100 ORXB 0010 001w: mod reg r/m
memory64 to qwordregister	0100 1RXB: 0010 0011: mod qwordreg r/m
register to memory	0100 ORXB : 0010 000w : mod reg r/m
qwordregister to memory64	0100 1RXB: 0010 0001: mod qwordreg r/m
immediate to register	0100 000B : 1000 00sw : 11 100 reg : immediate
immediate32 to qwordregister	0100 100B 1000 0001 : 11 100 qwordreg : imm32
immediate to AL, AX, or EAX	0010 010w : immediate
immediate32 to RAX	0100 1000 0010 1001 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 100 r/m : immediate
immediate32 to memory64	0100 10XB: 1000 0001: mod 100 r/m: immediate32
immediate8 to memory64	0100 10XB: 1000 0011: mod 100 r/m: imm8
BSF - Bit Scan Forward	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
register1, register2	0100 0R0B 0000 1111 : 1011 1100 : 11 reg1 reg2
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1100 : 11 qwordreg1
	qwordreg2
memory, register	0100 0RXB 0000 1111 : 1011 1100 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1100 : mod qwordreg r/m
BSR - Bit Scan Reverse	T
register1, register2	0100 0R0B 0000 1111 : 1011 1101 : 11 reg1 reg2
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1101 : 11 qwordreg1 qwordreg2
memory, register	0100 ORXB 0000 1111 : 1011 1101 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1101 : mod qwordreg r/m
BSWAP - Byte Swap	0000 1111 : 1100 1 reg
BSWAP - Byte Swap	0100 100B 0000 1111 : 1100 1 qwordreg
BT - Bit Test	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 100 reg: imm8
qwordregister, immediate8	0100 100B 1111 : 1011 1010 : 11 100 qwordreg: imm8 data
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
register1, register2	0100 0R0B 0000 1111 : 1010 0011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 0011 : 11 qwordreg2 qwordreg1
memory, reg	0100 0RXB 0000 1111 : 1010 0011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1010 0011 : mod qwordreg r/m
BTC - Bit Test and Complement	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 111 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 111 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 1011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1011 1011 : mod qwordreg r/m
BTR - Bit Test and Reset	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 110 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 110 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 0011 : 11 reg2 reg1

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 0011 : 11 qwordreg2
	qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 0011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1011 0011 : mod qwordreg r/m
BTS - Bit Test and Set	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 101 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 101 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1010 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1010 1011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1010 1011 : mod qwordreg r/m
CALL - Call Procedure (in same segment)	
direct	1110 1000 : displacement32
register indirect	0100 WR00 <sup>w</sup> 1111 1111 : 11 010 reg
memory indirect	0100 W0XB <sup>w</sup> 1111 1111 : mod 010 r/m
CALL - Call Procedure (in other segment)	
indirect	1111 1111 : mod 011 r/m
indirect	0100 10XB 0100 1000 1111 1111 : mod 011 r/m
CBW - Convert Byte to Word	1001 1000
CDQ - Convert Doubleword to Qword+	1001 1001
CDQE - RAX, Sign-Extend of EAX	0100 1000 1001 1001
CLC - Clear Carry Flag	1111 1000
CLD - Clear Direction Flag	1111 1100
CLI - Clear Interrupt Flag	1111 1010
CLTS - Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110
CMC - Complement Carry Flag	1111 0101
CMP - Compare Two Operands	
register1 with register2	0100 0R0B 0011 100w:11 reg1 reg2
qwordregister1 with qwordregister2	0100 1R0B 0011 1001 : 11 qwordreg1 qwordreg2
register2 with register1	0100 0R0B 0011 101w:11 reg1 reg2
qwordregister2 with qwordregister1	0100 1R0B 0011 101w: 11 qwordreg1 qwordreg2
memory with register	0100 0RXB 0011 100w : mod reg r/m
memory64 with qwordregister	0100 1RXB 0011 1001 : mod qwordreg r/m
register with memory	0100 0RXB 0011 101w: mod reg r/m
qwordregister with memory64	0100 1RXB 0011 101w1 : mod qwordreg r/m
immediate with register	0100 000B 1000 00sw:11 111 reg:imm

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
immediate32 with qwordregister	0100 100B 1000 0001 : 11 111 qwordreg : imm64	
immediate with AL, AX, or EAX	0011 110w : imm	
immediate32 with RAX	0100 1000 0011 1101 : imm32	
immediate with memory	0100 00XB 1000 00sw : mod 111 r/m : imm	
immediate32 with memory64	0100 1RXB 1000 0001 : mod 111 r/m : imm64	
immediate8 with memory64	0100 1RXB 1000 0011 : mod 111 r/m : imm8	
CMPS/CMPSB/CMPSW/CMPSD/CMPSQ - Compare String Operand	ls	
compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ]	1010 011w	
qword at address RSI with qword at address RDI	0100 1000 1010 0111	
CMPXCHG - Compare and Exchange		
register1, register2	0000 1111 : 1011 000w : 11 reg2 reg1	
byteregister1, byteregister2	0100 000B 0000 1111 : 1011 0000 : 11 bytereg2 reg1	
qwordregister1, qwordregister2	0100 100B 0000 1111 : 1011 0001 : 11 qwordreg2 reg1	
memory, register	0000 1111 : 1011 000w : mod reg r/m	
memory8, byteregister	0100 00XB 0000 1111 : 1011 0000 : mod bytereg r/m	
memory64, qwordregister	0100 10XB 0000 1111 : 1011 0001 : mod qwordreg r/m	
CPUID - CPU Identification	0000 1111 : 1010 0010	
CQO – Sign-Extend RAX	0100 1000 1001 1001	
CWD - Convert Word to Doubleword	1001 1001	
CWDE - Convert Word to Doubleword	1001 1000	
DEC - Decrement by 1		
register	0100 000B 1111 111w:11 001 reg	
qwordregister	0100 100B 1111 1111 : 11 001 qwordreg	
memory	0100 00XB 1111 111w: mod 001 r/m	
memory64	0100 10XB 1111 1111 : mod 001 r/m	
DIV - Unsigned Divide		
AL, AX, or EAX by register	0100 000B 1111 011w:11 110 reg	
Divide RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 110 qwordreg	
AL, AX, or EAX by memory	0100 00XB 1111 011w: mod 110 r/m	
Divide RDX:RAX by memory64	0100 10XB 1111 0111 : mod 110 r/m	
ENTER - Make Stack Frame for High Level Procedure	1100 1000 : 16-bit displacement : 8-bit level (L)	
HLT - Halt	1111 0100	
IDIV - Signed Divide		
AL, AX, or EAX by register	0100 000B 1111 011w:11 111 reg	
RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 111 qwordreg	
AL, AX, or EAX by memory	0100 00XB 1111 011w: mod 111 r/m	
RDX:RAX by memory64	0100 10XB 1111 0111 : mod 111 r/m	
IMUL - Signed Multiply		

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
AL, AX, or EAX with register	0100 000B 1111 011w:11 101 reg
RDX:RAX := RAX with qwordregister	0100 100B 1111 0111 : 11 101 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 101 r/m
RDX:RAX := RAX with memory64	0100 10XB 1111 0111 : mod 101 r/m
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
qwordregister1 := qwordregister1 with qwordregister2	0100 1R0B 0000 1111 : 1010 1111 : 11 : qwordreg1 qwordreg2
register with memory	0100 ORXB 0000 1111 : 1010 1111 : mod reg r/m
qwordregister := qwordregister with memory64	0100 1RXB 0000 1111 : 1010 1111 : mod qwordreg r/m
register1 with immediate to register2	0100 OROB 0110 10s1 : 11 reg1 reg2 : imm
qwordregister1 := qwordregister2 with sign-extended immediate8	0100 1R0B 0110 1011 : 11 qwordreg1 qwordreg2 : imm8
qwordregister1 := qwordregister2 with immediate32	0100 1R0B 0110 1001 : 11 qwordreg1 qwordreg2 : imm32
memory with immediate to register	0100 ORXB 0110 10s1 : mod reg r/m : imm
qwordregister := memory64 with sign-extended immediate8	0100 1RXB 0110 1011 : mod qwordreg r/m : imm8
qwordregister := memory64 with immediate32	0100 1RXB 0110 1001 : mod qwordreg r/m : imm32
IN – Input From Port	
fixed port	1110 010w: port number
variable port	1110 110w
INC - Increment by 1	
гед	0100 000B 1111 111w:11 000 reg
qwordreg	0100 100B 1111 1111 : 11 000 qwordreg
memory	0100 00XB 1111 111w: mod 000 r/m
memory64	0100 10XB 1111 1111 : mod 000 r/m
INS - Input from DX Port	0110 110w
INT n - Interrupt Type n	1100 1101 : type
INT - Single-Step Interrupt 3	1100 1100
INTO - Interrupt 4 on Overflow	1100 1110
INVD - Invalidate Cache	0000 1111 : 0000 1000
INVLPG - Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
INVPCID - Invalidate Process-Context Identifier	0110 0110:0000 1111:0011 1000:1000 0010: mod reg r/m
IRETO - Interrupt Return	1100 1111
Jcc - Jump if Condition is Met	
8-bit displacement	0111 tttn: 8-bit displacement
displacements (excluding 16-bit relative offsets)	0000 1111 : 1000 tttn : displacement32
JCXZ/JECXZ - Jump on CX/ECX Zero	
Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
1	'
JMP - Unconditional Jump (to same segment)	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
direct	1110 1001 : displacement32
register indirect	0100 W00B <sup>w</sup> : 1111 1111: 11 100 reg
memory indirect	0100 W0XB <sup>w</sup> : 1111 1111 : mod 100 r/m
JMP - Unconditional Jump (to other segment)	
indirect intersegment	0100 00XB : 1111 1111 : mod 101 r/m
64-bit indirect intersegment	0100 10XB: 1111 1111: mod 101 r/m
LAR – Load Access Rights Byte	
from register	0100 0R0B: 0000 1111: 0000 0010: 11 reg1 reg2
from dwordregister to qwordregister, masked by 00FxFF00H	0100 WR0B : 0000 1111 : 0000 0010 : 11 qwordreg1 dwordreg2
from memory	0100 ORXB: 0000 1111: 0000 0010: mod reg r/m
from memory32 to qwordregister, masked by 00FxFF00H	0100 WRXB 0000 1111 : 0000 0010 : mod r/m
LEA - Load Effective Address	
in wordregister/dwordregister	0100 ORXB : 1000 1101 : mod <sup>A</sup> reg r/m
in qwordregister	0100 1RXB : 1000 1101 : mod <sup>A</sup> qwordreg r/m
LEAVE – High Level Procedure Exit	1100 1001
LFS - Load Pointer to FS	
FS:r16/r32 with far pointer from memory	0100 ORXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m
FS:r64 with far pointer from memory	0100 1RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> qwordreg r/m
LGDT - Load Global Descriptor Table Register	0100 10XB: 0000 1111: 0000 0001: mod <sup>A</sup> 010 r/m
LGS - Load Pointer to GS	
GS:r16/r32 with far pointer from memory	0100 0RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m
GS:r64 with far pointer from memory	0100 1RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> qwordreg r/m
LIDT - Load Interrupt Descriptor Table Register	0100 10XB: 0000 1111: 0000 0001: mod <sup>A</sup> 011 r/m
LLDT - Load Local Descriptor Table Register	
LDTR from register	0100 000B: 0000 1111: 0000 0000: 11 010 reg
LDTR from memory	0100 00XB :0000 1111 : 0000 0000 : mod 010 r/m
LMSW - Load Machine Status Word	
from register	0100 000B: 0000 1111: 0000 0001: 11 110 reg
from memory	0100 00XB :0000 1111 : 0000 0001 : mod 110 r/m
LOCK - Assert LOCK# Signal Prefix	1111 0000
LODS/LODSB/LODSW/LODSD/LODSQ - Load String Operand	
at DS:(E)SI to AL/EAX/EAX	1010 110w
at (R)SI to RAX	0100 1000 1010 1101
LOOP - Loop Count	
if count ≠ 0, 8-bit displacement	1110 0010
if count ≠ 0, RIP + 8-bit displacement sign-extended to 64-bits	0100 1000 1110 0010
LOOPE - Loop Count while Zero/Equal	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
if count ≠ 0 & ZF =1, 8-bit displacement	1110 0001
if count $\neq 0 \& 2F = 1$ , 8-bit displacement sign-extended to	0100 1000 1110 0001
64-bits	0100 1000 1110 0001
LOOPNE/LOOPNZ - Loop Count while not Zero/Equal	
if count ≠ 0 & ZF = 0, 8-bit displacement	1110 0000
if count $\neq$ 0 & ZF = 0, RIP + 8-bit displacement sign-extended to 64-bits	0100 1000 1110 0000
LSL - Load Segment Limit	
from register	0000 1111 : 0000 0011 : 11 reg1 reg2
from qwordregister	0100 1R00 0000 1111 : 0000 0011 : 11 qwordreg1 reg2
from memory16	0000 1111 : 0000 0011 : mod reg r/m
from memory64	0100 1RXB 0000 1111 : 0000 0011 : mod qwordreg r/m
LSS - Load Pointer to SS	
SS:r16/r32 with far pointer from memory	0100 0RXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m
SS:r64 with far pointer from memory	0100 1WXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> qwordreg r/m
LTR - Load Task Register	
from register	0100 0R00 : 0000 1111 : 0000 0000 : 11 011 reg
from memory	0100 00XB: 0000 1111: 0000 0000: mod 011 r/m
MOV - Move Data	
register1 to register2	0100 0R0B : 1000 100w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 1000 1001 : 11 qwordeg1 qwordreg2
register2 to register1	0100 0R0B : 1000 101w : 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 1000 1011 : 11 qwordreg1 qwordreg2
memory to reg	0100 0RXB : 1000 101w : mod reg r/m
memory64 to qwordregister	0100 1RXB 1000 1011 : mod qwordreg r/m
reg to memory	0100 ORXB : 1000 100w : mod reg r/m
qwordregister to memory64	0100 1RXB 1000 1001 : mod qwordreg r/m
immediate to register	0100 000B : 1100 011w : 11 000 reg : imm
immediate32 to qwordregister (zero extend)	0100 100B 1100 0111 : 11 000 qwordreg : imm32
immediate to register (alternate encoding)	0100 000B : 1011 w reg : imm
immediate64 to qwordregister (alternate encoding)	0100 100B 1011 1000 reg : imm64
immediate to memory	0100 00XB : 1100 011w : mod 000 r/m : imm
immediate32 to memory64 (zero extend)	0100 10XB 1100 0111 : mod 000 r/m : imm32
memory to AL, AX, or EAX	0100 0000 : 1010 000w : displacement
memory64 to RAX	0100 1000 1010 0001 : displacement64
AL, AX, or EAX to memory	0100 0000 : 1010 001 w : displacement
RAX to memory64	0100 1000 1010 0011 : displacement64
MOV - Move to/from Control Registers	
CRO-CR4 from register	0100 0R0B: 0000 1111: 0010 0010: 11 eee reg (eee = CR#)
s.c. s.c. nom rogistor	2.22 2.32 2000 111110010 0010111 ccc reg (ccc ckm)

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
CRx from qwordregister	0100 1R0B: 0000 1111: 0010 0010: 11 eee qwordreg (Reee = CR#)
register from CRO-CR4	0100 0R0B: 0000 1111: 0010 0000: 11 eee reg (eee = CR#)
qwordregister from CRx	0100 1R0B 0000 1111 : 0010 0000 : 11 eee qwordreg (Reee = CR#)
MOV - Move to/from Debug Registers	1
DRO-DR7 from register	0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
DRO-DR7 from quadregister	0100 100B 0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
register from DR0-DR7	0000 1111 : 0010 0001 : 11 eee reg (eee = DR#)
quadregister from DRO-DR7	0100 100B 0000 1111 : 0010 0001 : 11 eee quadreg (eee = DR#)
MOV - Move to/from Segment Registers	•
register to segment register	0100 W00B <sup>w</sup> : 1000 1110 : 11 sreg reg
register to SS	0100 000B: 1000 1110: 11 sreg reg
memory to segment register	0100 00XB : 1000 1110 : mod sreg r/m
memory64 to segment register (lower 16 bits)	0100 10XB 1000 1110 : mod sreg r/m
memory to SS	0100 00XB : 1000 1110 : mod sreg r/m
segment register to register	0100 000B: 1000 1100: 11 sreg reg
segment register to qwordregister (zero extended)	0100 100B 1000 1100 : 11 sreg qwordreg
segment register to memory	0100 00XB: 1000 1100: mod sreg r/m
segment register to memory64 (zero extended)	0100 10XB 1000 1100 : mod sreg3 r/m
MOVBE - Move data after swapping bytes	
memory to register	0100 ORXB: 0000 1111: 0011 1000:1111 0000: mod reg r/m
memory64 to qwordregister	0100 1RXB: 0000 1111: 0011 1000:1111 0000: mod reg r/m
register to memory	0100 0RXB :0000 1111 : 0011 1000:1111 0001 : mod reg r/m
qwordregister to memory64	0100 1RXB :0000 1111 : 0011 1000:1111 0001 : mod reg r/m
MOVS/MOVSB/MOVSW/MOVSD/MOVSQ - Move Data from Strin	g to String
Move data from string to string	1010 010w
Move data from string to string (qword)	0100 1000 1010 0101
MOVSX/MOVSXD - Move with Sign-Extend	
register2 to register1	0100 OROB: 0000 1111: 1011 111w: 11 reg1 reg2
byteregister2 to qwordregister1 (sign-extend)	0100 1R0B 0000 1111 : 1011 1110 : 11 quadreg1 bytereg2
wordregister2 to qwordregister1	0100 1R0B 0000 1111 : 1011 1111 : 11 quadreg1 wordreg2
dwordregister2 to qwordregister1	0100 1R0B 0110 0011 : 11 quadreg1 dwordreg2
memory to register	0100 ORXB: 0000 1111: 1011 111w: mod reg r/m
memory8 to qwordregister (sign-extend)	0100 1RXB 0000 1111 : 1011 1110 : mod qwordreg r/m
memory16 to qwordregister	0100 1RXB 0000 1111 : 1011 1111 : mod qwordreg r/m
memory32 to qwordregister	0100 1RXB 0110 0011 : mod qwordreg r/m
MOVZX - Move with Zero-Extend	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
register2 to register1	0100 0R0B : 0000 1111 : 1011 011w : 11 reg1 reg2
dwordregister2 to qwordregister1	0100 1R0B 0000 1111 : 1011 01111 : 11 qwordreg1
	dwordreg2
memory to register	0100 ORXB: 0000 1111: 1011 011w: mod reg r/m
memory32 to qwordregister	0100 1RXB 0000 1111 : 1011 0111 : mod qwordreg r/m
MUL - Unsigned Multiply	
AL, AX, or EAX with register	0100 000B: 1111 011w: 11 100 reg
RAX with qwordregister (to RDX:RAX)	0100 100B 1111 0111 : 11 100 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 100 r/m
RAX with memory64 (to RDX:RAX)	0100 10XB 1111 0111 : mod 100 r/m
NEG - Two's Complement Negation	
register	0100 000B: 1111 011w: 11 011 reg
qwordregister	0100 100B 1111 0111 : 11 011 qwordreg
memory	0100 00XB: 1111 011w: mod 011 r/m
memory64	0100 10XB 1111 0111 : mod 011 r/m
NOP - No Operation	1001 0000
NOT - One's Complement Negation	
register	0100 000B: 1111 011w: 11 010 reg
qwordregister	0100 000B 1111 0111 : 11 010 qwordreg
memory	0100 00XB: 1111 011w: mod 010 r/m
memory64	0100 1RXB 1111 0111 : mod 010 r/m
OR - Logical Inclusive OR	
register1 to register2	0000 100w : 11 reg1 reg2
byteregister1 to byteregister2	0100 OROB 0000 1000 : 11 bytereg1 bytereg2
qwordregister1 to qwordregister2	0100 1R0B 0000 1001 : 11 qwordreg1 qwordreg2
register2 to register1	0000 101w:11 reg1 reg2
byteregister2 to byteregister1	0100 OROB 0000 1010 : 11 bytereg1 bytereg2
qwordregister2 to qwordregister1	0100 OROB 0000 1011 : 11 qwordreg1 qwordreg2
memory to register	0000 101w: mod reg r/m
memory8 to byteregister	0100 ORXB 0000 1010 : mod bytereg r/m
memory8 to qwordregister	0100 ORXB 0000 1011 : mod qwordreg r/m
register to memory	0000 100w : mod reg r/m
byteregister to memory8	0100 ORXB 0000 1000 : mod bytereg r/m
qwordregister to memory64	0100 1RXB 0000 1001 : mod qwordreg r/m
immediate to register	1000 00sw: 11 001 reg: imm
immediate8 to byteregister	0100 000B 1000 0000 : 11 001 bytereg : imm8
immediate32 to qwordregister	0100 000B 1000 0001 : 11 001 qwordreg : imm32
immediate8 to qwordregister	0100 000B 1000 0011 : 11 001 qwordreg : imm8
	ores soob rese sorri i i rest qwerdieg . Illille

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate64 to RAX	0100 1000 0000 1101 : imm64
immediate to memory	1000 00sw : mod 001 r/m : imm
immediate8 to memory8	0100 00XB 1000 0000 : mod 001 r/m : imm8
immediate32 to memory64	0100 00XB 1000 0001 : mod 001 r/m : imm32
immediate8 to memory64	0100 00XB 1000 0011 : mod 001 r/m : imm8
OUT - Output to Port	
fixed port	1110 011w: port number
variable port	1110 111w
OUTS - Output to DX Port	
output to DX Port	0110 111w
POP - Pop a Value from the Stack	
wordregister	0101 0101 : 0100 000B : 1000 1111 : 11 000 reg16
qwordregister	0100 W00B <sup>S</sup> : 1000 1111 : 11 000 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 1 reg16
qwordregister (alternate encoding)	0100 W00B: 0101 1 reg64
memory64	0100 W0XB <sup>S</sup> : 1000 1111 : mod 000 r/m
memory16	0101 0101 : 0100 00XB 1000 1111 : mod 000 r/m
POP - Pop a Segment Register from the Stack (Note: CS cannot be sreg2 in this usage.)	
segment register FS, GS	0000 1111: 10 sreg3 001
POPF/POPFQ - Pop Stack into FLAGS/RFLAGS Register	
pop stack to FLAGS register	0101 0101 : 1001 1101
pop Stack to RFLAGS register	0100 1000 1001 1101
PUSH - Push Operand onto the Stack	
wordregister	0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16
qwordregister	0100 W00B <sup>S</sup> : 1111 1111: 11 110 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 0 reg16
qwordregister (alternate encoding)	0100 W00B <sup>S</sup> : 0101 0 reg64
memory16	0101 0101 : 0100 000B : 1111 1111 : mod 110 r/m
memory64	0100 W00B <sup>S</sup> : 1111 1111 : mod 110 r/m
immediate8	0110 1010 : imm8
immediate16	0101 0101 : 0110 1000 : imm16
immediate64	0110 1000 : imm64
PUSH - Push Segment Register onto the Stack	
segment register FS,GS	0000 1111: 10 sreg3 000
PUSHF/PUSHFD - Push Flags Register onto the Stack	1001 1100
RCL - Rotate thru Carry Left	
register by 1	0100 000B: 1101 000w: 11 010 reg
qwordregister by 1	0100 100B 1101 0001 : 11 010 qwordreg

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
memory by 1	0100 00XB : 1101 000w : mod 010 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 010 r/m
register by CL	0100 000B: 1101 001w: 11 010 reg
qwordregister by CL	0100 100B 1101 0011 : 11 010 qwordreg
memory by CL	0100 00XB : 1101 001w : mod 010 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 010 r/m
register by immediate count	0100 000B: 1100 000w: 11 010 reg: imm
qwordregister by immediate count	0100 100B 1100 0001 : 11 010 qwordreg : imm8
memory by immediate count	0100 00XB : 1100 000w : mod 010 r/m : imm
memory64 by immediate count	0100 10XB 1100 0001 : mod 010 r/m : imm8
RCR - Rotate thru Carry Right	
register by 1	0100 000B: 1101 000w: 11 011 reg
qwordregister by 1	0100 100B 1101 0001 : 11 011 qwordreg
memory by 1	0100 00XB:1101 000w:mod 011 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 011 r/m
register by CL	0100 000B: 1101 001w: 11 011 reg
qwordregister by CL	0100 000B 1101 0010 : 11 011 qwordreg
memory by CL	0100 00XB:1101 001w:mod 011 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 011 r/m
register by immediate count	0100 000B: 1100 000w: 11 011 reg: imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 011 qwordreg : imm8
memory by immediate count	0100 00XB: 1100 000w: mod 011 r/m: imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 011 r/m : imm8
RDMSR - Read from Model-Specific Register	
load ECX-specified register into EDX:EAX	0000 1111 : 0011 0010
RDPMC – Read Performance Monitoring Counters	
load ECX-specified performance counter into EDX:EAX	0000 1111 : 0011 0011
RDTSC - Read Time-Stamp Counter	
read time-stamp counter into EDX:EAX	0000 1111 : 0011 0001
RDTSCP – Read Time-Stamp Counter and Processor ID	0000 1111 : 0000 0001: 1111 1001
REP INS – Input String	
REP LODS – Load String	
REP MOVS - Move String	
REP OUTS - Output String	
REP STOS - Store String	
REPE CMPS – Compare String	
REPE SCAS - Scan String	
REPNE CMPS - Compare String	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
REPNE SCAS – Scan String	
RET - Return from Procedure (to same segment)	1
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET - Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement
ROL - Rotate Left	•
register by 1	0100 000B 1101 000w: 11 000 reg
byteregister by 1	0100 000B 1101 0000 : 11 000 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 000 qwordreg
memory by 1	0100 00XB 1101 000w : mod 000 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 000 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 000 r/m
register by CL	0100 000B 1101 001w: 11 000 reg
byteregister by CL	0100 000B 1101 0010 : 11 000 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 000 qwordreg
memory by CL	0100 00XB 1101 001w: mod 000 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 000 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 000 r/m
register by immediate count	1100 000w: 11 000 reg: imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 000 bytereg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 000 bytereg : imm8
memory by immediate count	1100 000w: mod 000 r/m: imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 000 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 000 r/m : imm8
ROR - Rotate Right	
register by 1	0100 000B 1101 000w: 11 001 reg
byteregister by 1	0100 000B 1101 0000 : 11 001 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 001 qwordreg
memory by 1	0100 00XB 1101 000w : mod 001 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 001 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 001 r/m
register by CL	0100 000B 1101 001w:11 001 reg
byteregister by CL	0100 000B 1101 0010 : 11 001 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 001 qwordreg
memory by CL	0100 00XB 1101 001w: mod 001 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 001 r/m

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
memory64 by CL	0100 10XB 1101 0011 : mod 001 r/m	
register by immediate count	0100 000B 1100 000w : 11 001 reg : imm8	
byteregister by immediate count	0100 000B 1100 000W : 11 001 reg : imm8	
qwordregister by immediate count	0100 100B 1100 0001 : 11 001 qwordreg : imm8	
memory by immediate count	0100 00XB 1100 000w : mod 001 r/m : imm8	
memory8 by immediate count	0100 00XB 1100 0000 : mod 001 r/m : imm8	
memory64 by immediate count	0100 10XB 1100 0001 : mod 001 r/m : imm8	
RSM – Resume from System Management Mode	0000 1111 : 1010 1010	
SAL - Shift Arithmetic Left	same instruction as SHL	
SAR - Shift Arithmetic Right		
register by 1	0100 000B 1101 000w : 11 111 reg	
byteregister by 1	0100 000B 1101 0000 : 11 111 bytereg	
qwordregister by 1	0100 100B 1101 0001 : 11 111 qwordreg	
memory by 1	0100 00XB 1101 000w : mod 111 r/m	
memory8 by 1	0100 00XB 1101 0000 : mod 111 r/m	
memory64 by 1	0100 10XB 1101 0001 : mod 111 r/m	
register by CL	0100 000B 1101 001w:11 111 reg	
byteregister by CL	0100 000B 1101 0010 : 11 111 bytereg	
qwordregister by CL	0100 100B 1101 0011 : 11 111 qwordreg	
memory by CL	0100 00XB 1101 001w : mod 111 r/m	
memory8 by CL	0100 00XB 1101 0010 : mod 111 r/m	
memory64 by CL	0100 10XB 1101 0011 : mod 111 r/m	
register by immediate count	0100 000B 1100 000w:11 111 reg:imm8	
byteregister by immediate count	0100 000B 1100 0000 : 11 111 bytereg : imm8	
qwordregister by immediate count	0100 100B 1100 0001 : 11 111 qwordreg : imm8	
memory by immediate count	0100 00XB 1100 000w : mod 111 r/m : imm8	
memory8 by immediate count	0100 00XB 1100 0000 : mod 111 r/m : imm8	
memory64 by immediate count	0100 10XB 1100 0001 : mod 111 r/m : imm8	
SBB - Integer Subtraction with Borrow		
register1 to register2	0100 0R0B 0001 100w:11 reg1 reg2	
byteregister1 to byteregister2	0100 OROB 0001 1000 : 11 bytereg1 bytereg2	
quadregister1 to quadregister2	0100 1R0B 0001 1001 : 11 quadreg1 quadreg2	
register2 to register1	0100 0R0B 0001 101w:11 reg1 reg2	
byteregister2 to byteregister1	0100 OROB 0001 1010 : 11 reg1 bytereg2	
byteregister2 to byteregister1	0100 1R0B 0001 1011 : 11 reg1 bytereg2	
memory to register	0100 ORXB 0001 101w : mod reg r/m	
memory8 to byteregister	0100 ORXB 0001 1010 : mod bytereg r/m	
memory64 to byteregister	0100 1RXB 0001 1011 : mod quadreg r/m	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
register to memory	0100 0RXB 0001 100w : mod reg r/m	
byteregister to memory8	0100 0RXB 0001 1000 : mod reg r/m	
quadregister to memory64	0100 1RXB 0001 1001 : mod reg r/m	
immediate to register	0100 000B 1000 00sw : 11 011 reg : imm	
immediate8 to byteregister	0100 000B 1000 0000: 11 011 bytereg: imm8	
immediate32 to qwordregister	0100 100B 1000 0001 : 11 011 gwordreg : imm32	
immediate8 to qwordregister	0100 100B 1000 0011 : 11 011 qwordreg : imm8	
immediate to AL, AX, or EAX	0100 000B 0001 110w : imm	
immediate32 to RAL	0100 1000 0001 1101 : imm32	
immediate to memory	0100 00XB 1000 00sw : mod 011 r/m : imm	
immediate8 to memory8	0100 00XB 1000 0000 : mod 011 r/m : imm8	
immediate32 to memory64	0100 10XB 1000 0001 : mod 011 r/m : imm32	
immediate8 to memory64	0100 10XB 1000 0011 : mod 011 r/m : imm8	
SCAS/SCASB/SCASW/SCASD - Scan String		
scan string	1010 111w	
scan string (compare AL with byte at RDI)	0100 1000 1010 1110	
scan string (compare RAX with qword at RDI)	0100 1000 1010 1111	
SETcc - Byte Set on Condition		
register	0100 000B 0000 1111 : 1001 tttn : 11 000 reg	
register	0100 0000 0000 1111 : 1001 tttn : 11 000 reg	
memory	0100 00XB 0000 1111 : 1001 tttn : mod 000 r/m	
memory	0100 0000 0000 1111 : 1001 tttn : mod 000 r/m	
SGDT - Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m	
SHL - Shift Left		
register by 1	0100 000B 1101 000w : 11 100 reg	
byteregister by 1	0100 000B 1101 0000 : 11 100 bytereg	
qwordregister by 1	0100 100B 1101 0001 : 11 100 qwordreg	
memory by 1	0100 00XB 1101 000w : mod 100 r/m	
memory8 by 1	0100 00XB 1101 0000 : mod 100 r/m	
memory64 by 1	0100 10XB 1101 0001 : mod 100 r/m	
register by CL	0100 000B 1101 001w:11 100 reg	
byteregister by CL	0100 000B 1101 0010:11 100 bytereg	
qwordregister by CL	0100 100B 1101 0011 : 11 100 qwordreg	
memory by CL	0100 00XB 1101 001w: mod 100 r/m	
memory8 by CL	0100 00XB 1101 0010 : mod 100 r/m	
memory64 by CL	0100 10XB 1101 0011 : mod 100 r/m	
register by immediate count	0100 000B 1100 000w: 11 100 reg: imm8	
byteregister by immediate count	0100 000B 1100 0000 : 11 100 bytereg : imm8	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
quadregister by immediate count	0100 100B 1100 0001 : 11 100 quadreg : imm8	
memory by immediate count	0100 00XB 1100 000w : mod 100 r/m : imm8	
memory8 by immediate count	0100 00XB 1100 0000 : mod 100 r/m : imm8	
memory64 by immediate count	0100 10XB 1100 0001 : mod 100 r/m : imm8	
SHLD - Double Precision Shift Left	,	
register by immediate count	0100 0R0B 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8	
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 0100 : 11 qworddreg2 qwordreg1 : imm8	
memory by immediate count	0100 ORXB 0000 1111 : 1010 0100 : mod reg r/m : imm8	
memory64 by immediate8	0100 1RXB 0000 1111 : 1010 0100 : mod qwordreg r/m : imm8	
register by CL	0100 0R0B 0000 1111 : 1010 0101 : 11 reg2 reg1	
quadregister by CL	0100 1R0B 0000 1111 : 1010 0101 : 11 quadreg2 quadreg1	
memory by CL	0100 00XB 0000 1111 : 1010 0101 : mod reg r/m	
memory64 by CL	0100 1RXB 0000 1111 : 1010 0101 : mod quadreg r/m	
SHR - Shift Right		
register by 1	0100 000B 1101 000w: 11 101 reg	
byteregister by 1	0100 000B 1101 0000 : 11 101 bytereg	
qwordregister by 1	0100 100B 1101 0001 : 11 101 qwordreg	
memory by 1	0100 00XB 1101 000w : mod 101 r/m	
memory8 by 1	0100 00XB 1101 0000 : mod 101 r/m	
memory64 by 1	0100 10XB 1101 0001 : mod 101 r/m	
register by CL	0100 000B 1101 001w:11 101 reg	
byteregister by CL	0100 000B 1101 0010:11 101 bytereg	
qwordregister by CL	0100 100B 1101 0011 : 11 101 qwordreg	
memory by CL	0100 00XB 1101 001w : mod 101 r/m	
memory8 by CL	0100 00XB 1101 0010 : mod 101 r/m	
memory64 by CL	0100 10XB 1101 0011 : mod 101 r/m	
register by immediate count	0100 000B 1100 000w:11 101 reg:imm8	
byteregister by immediate count	0100 000B 1100 0000 : 11 101 reg : imm8	
qwordregister by immediate count	0100 100B 1100 0001 : 11 101 reg : imm8	
memory by immediate count	0100 00XB 1100 000w : mod 101 r/m : imm8	
memory8 by immediate count	0100 00XB 1100 0000 : mod 101 r/m : imm8	
memory64 by immediate count	0100 10XB 1100 0001 : mod 101 r/m : imm8	
SHRD - Double Precision Shift Right		
register by immediate count	0100 0R0B 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8	
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 1100 : 11 qwordreg2 qwordreg1 : imm8	
memory by immediate count	0100 00XB 0000 1111 : 1010 1100 : mod reg r/m : imm8	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

memory64 by immediate8	Instruction and Format	Encoding
wordregister by CL	memory64 by immediate8	.
memory by CL	register by CL	0100 000B 0000 1111 : 1010 1101 : 11 reg2 reg1
Memory64 by CL	qwordregister by CL	·
SIDT - Store Interrupt Descriptor Table Register         0000 1111: 0000 0001: mod^A 001 r/m           SLDT - Store Local Descriptor Table Register         0100 0008 0000 1111: 0000 0000: 11 000 reg           to memory         0100 00XB 0000 1111: 0000 0000: mod 0000 r/m           MSW - Store Machine Status Word         0100 00XB 0000 1111: 0000 0001: 111 100 reg           to register         0100 00XB 0000 1111: 0000 0001: mod 100 r/m           STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1101           STOS/STOSB/STOSM/STOSD/STOSQ - Store String Data         1111 1101           Store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register         0100 000B 0000 1111: 0000 0000: 11 001 reg           to register         0100 000B 0000 1111: 0000 0000: 11 001 reg           to memory         0100 000B 0000 1111: 0000 0000: 11 001 reg           SUB - Integer Subtraction         1000 000B 0000 1111: 0000 0000: 11 001 reg           register I from register 2         0100 000B 0010 1000: 11 pytereg1 bytereg2           byteregister I from qwordregister 2         0100 000B 0010 1000: 11 pytereg1 qwordreg2           register I from register 1         0100 000B 0010 1010: 11 bytereg1 bytereg2           pyteregister 2 from pyteregister 1         0100 000B 0010 1011: 11 qwor	memory by CL	0000 1111 : 1010 1101 : mod reg r/m
SLDT - Store Local Descriptor Table Register	memory64 by CL	0100 1RXB 0000 1111 : 1010 1101 : mod qwordreg r/m
to register	SIDT - Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
to memory	SLDT - Store Local Descriptor Table Register	
SMSW - Store Machine Status Word           to register         0100 000B 0000 1111 : 0000 0001 : 11 100 reg           to memory         0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m           STC - Set Carry Flag         1111 1101           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1101           STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data         store string data           store string data (RAX at address RDI)         0100 1000 1000 1001 1001           STR - Store Task Register         0100 000B 0000 1111 : 0000 0000 : 11 001 reg           to register         0100 000B 0000 1111 : 0000 0000 : mod 001 r/m           SUB - Integer Subtraction         0100 000B 0010 100w : 11 reg1 reg2           byteregister1 from register2         0100 000B 0010 100w : 11 reg1 reg2           dywordregister1 from wordregister2         0100 000B 0010 1000 : 11 bytereg1 bytereg2           qwordregister1 from general dywordregister1         0100 000B 0010 101 : 11 tytereg1 dytereg2           dybteregister2 from byteregister1         0100 000B 0010 1010 : 11 bytereg1 bytereg2           qwordregister2 from dwordregister1         0100 000B 0010 1010 : 11 bytereg1 dytereg2           qwordregister2 from dwordregister         0100 000B 0010 1010 : 11 bytereg1 dwordreg2           memory from register         0100 000B 0010 1010 : mod bytereg r/m <tr< td=""><td>to register</td><td>0100 000B 0000 1111 : 0000 0000 : 11 000 reg</td></tr<>	to register	0100 000B 0000 1111 : 0000 0000 : 11 000 reg
to register	to memory	0100 00XB 0000 1111 : 0000 0000 : mod 000 r/m
to memory	SMSW - Store Machine Status Word	
STC - Set Carry Flag         1111 1001           STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data         store string data           store string data (RAX at address RDI)         0100 1000 1000 1001 1011           STR - Store Task Register         0100 000B 0000 1111: 0000 0000: 11 001 reg           to register         0100 00XB 0000 1111: 0000 0000: mod 001 r/m           SUB - Integer Subtraction         register1 from register2           register1 from byteregister2         0100 0R0B 0010 1000: 11 bytereg1 bytereg2           dwordregister1 from wordregister2         0100 0R0B 0010 1000: 11 pytereg1 bytereg2           register2 from register1         0100 0R0B 0010 1010: 11 reg1 reg2           byteregister2 from byteregister1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           dwordregister2 from dwordregister1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           memory from register         0100 0R0B 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod bytereg r/m           memory9 from memory         0100 0RXB 0010 1000: mod dwordreg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod dwordreg r/m           dwordregister from memory8         0100 0RXB 0010 1000: mod dwordreg r/m	to register	0100 000B 0000 1111 : 0000 0001 : 11 100 reg
STD - Set Direction Flag         1111 1101           STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data           store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register           to register         0100 000B 0000 1111:0000 0000:11 001 reg           to memory         0100 00XB 0000 1111:0000 0000:mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 1000:11 reg2           byteregister1 from byteregister2         0100 0R0B 0010 1000:11 bytereg1 bytereg2           qwordregister2 from qwordregister2         0100 1R0B 0010 1000:11 pw:dreg1 qwordreg2           register2 from byteregister1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           dwordregister2 from dwordregister1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           qwordregister2 from byteregister         0100 0R0B 0010 1010: 11 bytereg1 wordreg2           memory from register         0100 0R0B 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod bytereg r/m           memory96 from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           immediate from regi	to memory	0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m
STI - Set Interrupt Flag         1111 1011           STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data           store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register           to register         0100 000B 0000 1111:0000 0000:11 001 reg           to memory         0100 00XB 0000 1111:0000 0000:mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 1000:11 reg2           byteregister1 from byteregister2         0100 0R0B 0010 1000:11 bytereg1 bytereg2           qwordregister2 from qwordregister2         0100 1R0B 0010 1000:11 pwordreg1 qwordreg2           register2 from register1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           byteregister2 from byteregister1         0100 0R0B 0010 1010:11 bytereg1 wordreg2           qwordregister2 from dwordregister1         0100 1R0B 0010 1010:11 bytereg1 wordreg2           memory from register         0100 0RXB 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod bytereg r/m           memory9 from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           immediate from byteregister	STC - Set Carry Flag	1111 1001
STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data           store string data         1010 101w           store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register           to register         0100 000B 0000 1111:0000 0000:11 001 reg           to memory         0100 00XB 0000 1111:0000 0000:mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 100w:11 reg1 reg2           byteregister1 from byteregister2         0100 0R0B 0010 1000:11 dwordreg1 bytereg2           qwordregister2 from geory         0100 0R0B 0010 1000:11 gwordreg1 wordreg2           register2 from register1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           byteregister2 from byteregister1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           qwordregister2 from dwordregister1         0100 0R0B 0010 1010:11 bytereg1 bytereg2           qwordregister2 from byteregister         0100 0R0B 0010 1011:11 qwordreg1 qwordreg2           memory from register         0100 0RXB 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod dwordreg r/m           memory64 from memory8         0100 0RXB 0010 1000: mod dwordreg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           immediate from byteregister<	STD - Set Direction Flag	1111 1101
store string data         1010 101w           store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register           to register         0100 000B 0000 1111: 0000 0000: 11 001 reg           to memory         0100 00XB 0000 1111: 0000 0000: mod 001 r/m           SUB - Integer Subtraction           register1 from register2           byteregister1 from byteregister2         0100 0R0B 0010 1000: 11 bytereg1 bytereg2           dwordregister1 from qwordregister2         0100 1R0B 0010 1000: 11 qwordreg1 qwordreg2           register2 from register1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           byteregister2 from byteregister1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           dwordregister2 from byteregister1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           memory from register         0100 0R0B 0010 1011: 11 qwordreg1 qwordreg2           memory from pyteregister         0100 0RXB 0010 1010: mod bytereg r/m           memory from wordregister         0100 0RXB 0010 1010: mod bytereg r/m           memory from memory8         0100 0RXB 0010 1000: mod dwordreg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           immediate from byteregister         0100 000B 1000 000s: 11 101 bytereg: imm8	STI - Set Interrupt Flag	1111 1011
store string data (RAX at address RDI)         0100 1000 1010 1011           STR - Store Task Register           to register         0100 000B 0000 1111: 0000 0000: 11 001 reg           to memory         0100 00XB 0000 1111: 0000 0000: mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 100w: 11 reg1 reg2           byteregister1 from dyteregister2         0100 0R0B 0010 1000: 11 dywordreg1 dywordreg2           qwordregister1 from qwordregister2         0100 1R0B 0010 1000: 11 qwordreg1 qwordreg2           register2 from register1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           byteregister2 from dwordregister1         0100 0R0B 0010 1010: 11 bytereg1 dwordreg2           qwordregister2 from qwordregister         0100 0R0B 0010 1010: 11 bytereg1 dwordreg2           memory from register         0100 0RXB 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod dwordreg r/m           memory64 from qwordregister         0100 0RXB 0010 1000: mod dwordreg r/m           obsteredister from memory8         0100 0RXB 0010 1000: mod dwordreg r/m           dwordregister from memory8         0100 1RXB 0010 1000: mod qwordreg r/m           immediate from register         0100 000B 1000 000s: 11 101 bytereg: imm8	STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data	
STR - Store Task Register           to register         0100 000B 0000 1111 : 0000 0000 : 11 001 reg           to memory         0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 100w : 11 reg1 reg2           byteregister1 from byteregister2         0100 0R0B 0010 1000 : 11 bytereg1 bytereg2           qwordregister1 from qwordregister2         0100 1R0B 0010 1010 : 11 pytereg1 reg2           byteregister2 from register1         0100 0R0B 0010 1010 : 11 bytereg1 bytereg2           dwordregister2 from dwordregister1         0100 0R0B 0010 1011 : 11 bytereg1 bytereg2           qwordregister2 from qwordregister         0100 1R0B 0010 1011 : 11 pwordreg1 qwordreg2           memory from register         0100 0RXB 0010 1010 : mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1011 : mod qwordreg r/m           memory64 from qwordregister         0100 0RXB 0010 1000 : mod bytereg r/m           byteregister from memory8         0100 0RXB 0010 1000 : mod dwordreg r/m           dwordregister from memory8         0100 1RXB 0010 1000 : mod qwordreg : imm           immediate from register         0100 000B 1000 000s : 11 101 bytereg : imm8	store string data	1010 101w
to register	store string data (RAX at address RDI)	0100 1000 1010 1011
to memory         0100 00XB 0000 1111: 0000 0000: mod 001 r/m           SUB - Integer Subtraction           register1 from register2         0100 0R0B 0010 100w: 11 reg1 reg2           byteregister1 from byteregister2         0100 0R0B 0010 1000: 11 bytereg1 bytereg2           qwordregister1 from qwordregister2         0100 0R0B 0010 1010: 11 qwordreg1 qwordreg2           register2 from register1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           byteregister2 from dwordregister1         0100 0R0B 0010 1010: 11 bytereg1 bytereg2           qwordregister2 from qwordregister1         0100 0R0B 0010 1011: 11 qwordreg1 qwordreg2           memory from register         0100 0RXB 0010 1010: mod bytereg r/m           memory8 from byteregister         0100 0RXB 0010 1010: mod dwordreg r/m           memory64 from qwordregister         0100 0RXB 0010 1000: mod dwordreg r/m           register from memory8         0100 0RXB 0010 1000: mod dytereg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod qwordreg r/m           immediate from register         0100 000B 1000 000w: 11 101 bytereg: imm8	STR - Store Task Register	
register1 from register2 0100 0R0B 0010 1000 : 11 bytereg1 bytereg2	to register	0100 000B 0000 1111 : 0000 0000 : 11 001 reg
register1 from register2	to memory	0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m
byteregister1 from byteregister2 qwordregister1 from qwordregister2 register2 from register1  byteregister2 from byteregister1  cyclin byteregister2 from byteregister1  cyclin byteregister2 from byteregister1  cyclin byteregister2 from byteregister1  cyclin byteregister2 from dwordregister1  cyclin byteregister2 from dwordregister1  cyclin byteregister2 from qwordregister1  cyclin byteregister2 from qwordregister1  cyclin byteregister2 from dwordregister1  cyclin byteregister3  cyclin byteregister4  cyclin byteregister5  cyclin byteregister5  cyclin byteregister5  cyclin byteregister5  cyclin byteregister6  cyclin byteregister6  cyclin byteregister9  c	SUB - Integer Subtraction	
qwordregister1 from qwordregister2	register1 from register2	0100 0R0B 0010 100w : 11 reg1 reg2
register2 from register1 0100 0R0B 0010 101w:11 reg1 reg2  byteregister2 from byteregister1 0100 0R0B 0010 1010:11 bytereg1 bytereg2  qwordregister2 from qwordregister1 0100 1R0B 0010 1011:11 qwordreg1 qwordreg2  memory from register 0100 00XB 0010 101w: mod reg r/m  memory8 from byteregister 0100 0RXB 0010 1010: mod bytereg r/m  memory64 from qwordregister 0100 1RXB 0010 1011: mod qwordreg r/m  register from memory 0100 0RXB 0010 100w: mod reg r/m  byteregister from memory8 0100 0RXB 0010 1000: mod bytereg r/m  qwordregister from memory8 0100 1RXB 0010 1000: mod dyordreg r/m  immediate from register 0100 000B 1000 00sw:11 101 reg:imm  immediate8 from byteregister 0100 000B 1000 0000:11 101 bytereg:imm8	byteregister1 from byteregister2	0100 0R0B 0010 1000 : 11 bytereg1 bytereg2
byteregister2 from byteregister1 0100 0R0B 0010 1010: 11 bytereg1 bytereg2 qwordregister2 from qwordregister1 0100 1R0B 0010 1011: 11 qwordreg1 qwordreg2 memory from register 0100 00XB 0010 101w: mod reg r/m memory8 from byteregister 0100 0RXB 0010 1010: mod bytereg r/m memory64 from qwordregister 0100 1RXB 0010 1011: mod qwordreg r/m register from memory 0100 0RXB 0010 100w: mod reg r/m byteregister from memory8 0100 0RXB 0010 1000: mod bytereg r/m qwordregister from memory8 0100 1RXB 0010 1000: mod dwordreg r/m immediate from register 0100 000B 1000 00sw: 11 101 reg: imm immediate8 from byteregister 0100 000B 1000 0000: 11 101 bytereg: imm8	qwordregister1 from qwordregister2	0100 1R0B 0010 1000 : 11 qwordreg1 qwordreg2
qwordregister2 from qwordregister10100 1R0B 0010 1011 : 11 qwordreg1 qwordreg2memory from register0100 00XB 0010 101w : mod reg r/mmemory8 from byteregister0100 0RXB 0010 1010 : mod bytereg r/mmemory64 from qwordregister0100 1RXB 0010 1011 : mod qwordreg r/mregister from memory0100 0RXB 0010 100w : mod reg r/mbyteregister from memory80100 0RXB 0010 1000 : mod bytereg r/mqwordregister from memory80100 1RXB 0010 1000 : mod qwordreg r/mimmediate from register0100 000B 1000 00sw : 11 101 reg : immimmediate8 from byteregister0100 000B 1000 0000 : 11 101 bytereg : imm8	register2 from register1	0100 0R0B 0010 101w:11 reg1 reg2
memory from register  0100 00XB 0010 101w: mod reg r/m  0100 0RXB 0010 1010: mod bytereg r/m  0100 1RXB 0010 1011: mod qwordreg r/m  0100 0RXB 0010 1011: mod qwordreg r/m  0100 0RXB 0010 100w: mod reg r/m  0100 0RXB 0010 1000: mod bytereg r/m  0100 0RXB 0010 1000: mod bytereg r/m  0100 1RXB 0010 1000: mod qwordreg r/m  0100 1RXB 0010 1000: mod qwordreg r/m  0100 1RXB 0010 1000: mod qwordreg r/m  0100 000B 1000 00sw: 11 101 reg: imm  0100 000B 1000 0000: 11 101 bytereg: imm8	byteregister2 from byteregister1	0100 OROB 0010 1010 : 11 bytereg1 bytereg2
memory8 from byteregister  0100 0RXB 0010 1010 : mod bytereg r/m  0100 1RXB 0010 1011 : mod qwordreg r/m  register from memory  0100 0RXB 0010 100w : mod reg r/m  byteregister from memory8  0100 0RXB 0010 1000 : mod bytereg r/m  qwordregister from memory8  0100 1RXB 0010 1000 : mod qwordreg r/m  immediate from register  0100 000B 1000 000sw : 11 101 reg : imm  immediate8 from byteregister  0100 000B 1000 0000 : 11 101 bytereg : imm8	qwordregister2 from qwordregister1	0100 1R0B 0010 1011 : 11 qwordreg1 qwordreg2
memory64 from qwordregister         0100 1RXB 0010 1011 : mod qwordreg r/m           register from memory         0100 0RXB 0010 100w : mod reg r/m           byteregister from memory8         0100 0RXB 0010 1000 : mod bytereg r/m           qwordregister from memory8         0100 1RXB 0010 1000 : mod qwordreg r/m           immediate from register         0100 000B 1000 00sw : 11 101 reg : imm           immediate8 from byteregister         0100 000B 1000 0000 : 11 101 bytereg : imm8	memory from register	0100 00XB 0010 101w : mod reg r/m
register from memory         0100 0RXB 0010 100w: mod reg r/m           byteregister from memory8         0100 0RXB 0010 1000: mod bytereg r/m           qwordregister from memory8         0100 1RXB 0010 1000: mod qwordreg r/m           immediate from register         0100 000B 1000 00sw: 11 101 reg: imm           immediate8 from byteregister         0100 000B 1000 0000: 11 101 bytereg: imm8	memory8 from byteregister	0100 ORXB 0010 1010 : mod bytereg r/m
byteregister from memory8 0100 0RXB 0010 1000 : mod bytereg r/m qwordregister from memory8 0100 1RXB 0010 1000 : mod qwordreg r/m immediate from register 0100 000B 1000 00sw : 11 101 reg : imm immediate8 from byteregister 0100 000B 1000 0000 : 11 101 bytereg : imm8	memory64 from qwordregister	0100 1RXB 0010 1011 : mod qwordreg r/m
qwordregister from memory8         0100 1RXB 0010 1000 : mod qwordreg r/m           immediate from register         0100 000B 1000 00sw : 11 101 reg : imm           immediate8 from byteregister         0100 000B 1000 0000 : 11 101 bytereg : imm8	register from memory	0100 ORXB 0010 100w: mod reg r/m
immediate from register         0100 000B 1000 00sw : 11 101 reg : imm           immediate8 from byteregister         0100 000B 1000 0000 : 11 101 bytereg : imm8	byteregister from memory8	0100 ORXB 0010 1000 : mod bytereg r/m
immediate8 from byteregister 0100 000B 1000 0000 : 11 101 bytereg : imm8	qwordregister from memory8	0100 1RXB 0010 1000 : mod qwordreg r/m
	immediate from register	0100 000B 1000 00sw: 11 101 reg: imm
immediate32 from qwordregister 0100 100B 1000 0001 : 11 101 qwordreg : imm32	immediate8 from byteregister	0100 000B 1000 0000 : 11 101 bytereg : imm8
	immediate32 from qwordregister	0100 100B 1000 0001 : 11 101 qwordreg : imm32

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
immediate8 from gwordregister	0100 100B 1000 0011 : 11 101 gwordreg : imm8	
immediate from AL, AX, or EAX	0100 000B 0010 110w : imm	
immediate32 from RAX	0100 1000 0010 1101 : imm32	
immediate from memory	0100 00XB 1000 00sw : mod 101 r/m : imm	
immediate8 from memory8	0100 00XB 1000 0000 : mod 101 r/m : imm8	
immediate32 from memory64	0100 10XB 1000 0001 : mod 101 r/m : imm32	
immediate8 from memory64	0100 10XB 1000 0011 : mod 101 r/m : imm8	
SWAPGS - Swap GS Base Register		
Exchanges the current GS base register value for value in MSR C0000102H	0000 1111 0000 0001 1111 1000	
SYSCALL - Fast System Call		
fast call to privilege level 0 system procedures	0000 1111 0000 0101	
SYSRET - Return From Fast System Call		
return from fast system call	0000 1111 0000 0111	
TEST - Logical Compare		
register1 and register2	0100 OROB 1000 010w:11 reg1 reg2	
byteregister1 and byteregister2	0100 OROB 1000 0100 : 11 bytereg1 bytereg2	
qwordregister1 and qwordregister2	0100 1R0B 1000 0101 : 11 qwordreg1 qwordreg2	
memory and register	0100 OROB 1000 010w: mod reg r/m	
memory8 and byteregister	0100 ORXB 1000 0100 : mod bytereg r/m	
memory64 and qwordregister	0100 1RXB 1000 0101 : mod qwordreg r/m	
immediate and register	0100 000B 1111 011w:11 000 reg:imm	
immediate8 and byteregister	0100 000B 1111 0110 : 11 000 bytereg : imm8	
immediate32 and qwordregister	0100 100B 1111 0111 : 11 000 bytereg : imm8	
immediate and AL, AX, or EAX	0100 000B 1010 100w : imm	
immediate32 and RAX	0100 1000 1010 1001 : imm32	
immediate and memory	0100 00XB 1111 011w : mod 000 r/m : imm	
immediate8 and memory8	0100 1000 1111 0110 : mod 000 r/m : imm8	
immediate32 and memory64	0100 1000 1111 0111 : mod 000 r/m : imm32	
UD2 - Undefined instruction	0000 FFFF : 0000 1011	
VERR - Verify a Segment for Reading		
register	0100 000B 0000 1111 : 0000 0000 : 11 100 reg	
memory	0100 00XB 0000 1111 : 0000 0000 : mod 100 r/m	
VERW – Verify a Segment for Writing		
register	0100 000B 0000 1111 : 0000 0000 : 11 101 reg	
memory	0100 00XB 0000 1111 : 0000 0000 : mod 101 r/m	
WAIT - Wait	1001 1011	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
WRMSR - Write to Model-Specific Register		
write EDX:EAX to ECX specified MSR	0000 1111 : 0011 0000	
write RDX[31:0]:RAX[31:0] to RCX specified MSR	0100 1000 0000 1111 : 0011 0000	
XADD - Exchange and Add		
register1, register2	0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1	
byteregister1, byteregister2	0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1	
qwordregister1, qwordregister2	0100 0R0B 0000 1111 : 1100 0001 : 11 qwordreg2 qwordreg1	
memory, register	0100 0RXB 0000 1111 : 1100 000w : mod reg r/m	
memory8, bytereg	0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m	
memory64, qwordreg	0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m	
XCHG - Exchange Register/Memory with Register		
register1 with register2	1000 011w:11 reg1 reg2	
AX or EAX with register	1001 0 reg	
memory with register	1000 011w: mod reg r/m	
XLAT/XLATB - Table Look-up Translation		
AL to byte DS:[(E)BX + unsigned AL]	1101 0111	
AL to byte DS:[RBX + unsigned AL]	0100 1000 1101 0111	
XOR - Logical Exclusive OR		
register1 to register2	0100 0RXB 0011 000w:11 reg1 reg2	
byteregister1 to byteregister2	0100 0R0B 0011 0000 : 11 bytereg1 bytereg2	
qwordregister1 to qwordregister2	0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2	
register2 to register1	0100 0R0B 0011 001w:11 reg1 reg2	
byteregister2 to byteregister1	0100 0R0B 0011 0010 : 11 bytereg1 bytereg2	
qwordregister2 to qwordregister1	0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2	
memory to register	0100 0RXB 0011 001w: mod reg r/m	
memory8 to byteregister	0100 0RXB 0011 0010 : mod bytereg r/m	
memory64 to qwordregister	0100 1RXB 0011 0011 : mod qwordreg r/m	
register to memory	0100 0RXB 0011 000w: mod reg r/m	
byteregister to memory8	0100 0RXB 0011 0000 : mod bytereg r/m	
qwordregister to memory8	0100 1RXB 0011 0001 : mod qwordreg r/m	
immediate to register	0100 000B 1000 00sw : 11 110 reg : imm	
immediate8 to byteregister	0100 000B 1000 0000 : 11 110 bytereg : imm8	
immediate32 to qwordregister	0100 100B 1000 0001 : 11 110 qwordreg : imm32	
immediate8 to qwordregister	0100 100B 1000 0011 : 11 110 qwordreg : imm8	
immediate to AL, AX, or EAX	0100 000B 0011 010w:imm	
immediate to RAX	0100 1000 0011 0101 : immediate data	
	0100 1000 0011 0101 : immediate data	
immediate to memory	0100 1000 0011 0101 : immediate data 0100 00XB 1000 00sw : mod 110 r/m : imm	

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

Instruction and Format	Encoding	
immediate32 to memory64	0100 10XB 1000 0001 : mod 110 r/m : imm32	
immediate8 to memory64	0100 10XB 1000 0011 : mod 110 r/m : imm8	
Prefix Bytes		
address size	0110 0111	
LOCK	1111 0000	
operand size	0110 0110	
CS segment override	0010 1110	
DS segment override	0011 1110	
ES segment override	0010 0110	
FS segment override	0110 0100	
GS segment override	0110 0101	
SS segment override	0011 0110	

#### B.3 PENTIUM® PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS

The following table shows formats and encodings introduced by the Pentium processor family.

Table B-16. Pentium® Processor Family Instruction Formats and Encodings, Non-64-Bit Modes

Instruction and Format	Encoding
CMPXCHG8B - Compare and Exchange 8 Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m

Table B-17. Pentium® Processor Family Instruction Formats and Encodings, 64-Bit Mode

Instruction and Format	Encoding
CMPXCHG8B/CMPXCHG16B - Compare and Exchange Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m
RDX:RAX with memory128	0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m

# B.4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-31. Table B-34 lists special encodings (instructions that do not follow the rules below).

- 1. The REX instruction has no effect:
  - On immediates.
  - If both operands are MMX registers.
  - On MMX registers and XMM registers.
  - If an MMX register is encoded in the reg field of the ModR/M byte.

- 2. If a memory operand is encoded in the r/m field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.
- 3. If a general-purpose register is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.
- 4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding.

#### B.5 MMX INSTRUCTION FORMATS AND ENCODINGS

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

#### B.5.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

, and a first and and a first	
99	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

Table B-18. Encoding of Granularity of Data Field (gg)

## B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)

When MMX technology registers (mmxreg) are used as operands, they are encoded in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1, and 0).

If an MMX instruction operates on a general-purpose register (reg), the register is encoded in the R/M field of the ModR/M byte.

## B.5.3 MMX Instruction Formats and Encodings Table

Table B-19 shows the formats and encodings of the integer instructions.

Table B-19.	MMX Instruct	ion Formats and	l Encodinas

Instruction and Format	Encoding	
EMMS - Empty MMX technology state	0000 1111:01110111	
MOVD - Move doubleword		
reg to mmxreg	0000 1111:0110 1110: 11 mmxreg reg	
reg from mmxreg	0000 1111:0111 1110: 11 mmxreg reg	
mem to mmxreg	0000 1111:0110 1110: mod mmxreg r/m	
mem from mmxreg	0000 1111:0111 1110: mod mmxreg r/m	
MOVQ - Move quadword		
mmxreg2 to mmxreg1	0000 1111:0110 1111: 11 mmxreg1 mmxreg2	
mmxreg2 from mmxreg1	0000 1111:0111 1111: 11 mmxreg1 mmxreg2	

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding	
mem to mmxreg	0000 1111:0110 1111: mod mmxreg r/m	
mem from mmxreg	0000 1111:0111 1111: mod mmxreg r/m	
PACKSSDW <sup>1</sup> - Pack dword to word data (signed with satural		
mmxreg2 to mmxreg1	0000 1111:0110 1011: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:0110 1011: mod mmxreg r/m	
PACKSSWB <sup>1</sup> – Pack word to byte data (signed with saturation	on)	
mmxreg2 to mmxreg1	0000 1111:0110 0011: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:0110 0011: mod mmxreg r/m	
PACKUSWB <sup>1</sup> - Pack word to byte data (unsigned with satura	ation)	
mmxreg2 to mmxreg1	0000 1111:0110 0111: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:0110 0111: mod mmxreg r/m	
PADD - Add with wrap-around		
mmxreg2 to mmxreg1	0000 1111: 1111 11gg: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111: 1111 11gg: mod mmxreg r/m	
PADDS - Add signed with saturation		
mmxreg2 to mmxreg1	0000 1111: 1110 11gg: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111: 1110 11gg: mod mmxreg r/m	
PADDUS - Add unsigned with saturation		
mmxreg2 to mmxreg1	0000 1111: 1101 11gg: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111: 1101 11gg: mod mmxreg r/m	
PAND - Bitwise And		
mmxreg2 to mmxreg1	0000 1111:1101 1011: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1101 1011: mod mmxreg r/m	
PANDN - Bitwise AndNot		
mmxreg2 to mmxreg1	0000 1111:1101 1111: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1101 1111: mod mmxreg r/m	
PCMPEQ - Packed compare for equality		
mmxreg1 with mmxreg2	0000 1111:0111 01gg: 11 mmxreg1 mmxreg2	
mmxreg with memory	0000 1111:0111 01gg: mod mmxreg r/m	
PCMPGT - Packed compare greater (signed)		
mmxreg1 with mmxreg2	0000 1111:0110 01gg: 11 mmxreg1 mmxreg2	
mmxreg with memory	0000 1111:0110 01gg: mod mmxreg r/m	
PMADDWD - Packed multiply add		
mmxreg2 to mmxreg1	0000 1111:1111 0101: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1111 0101: mod mmxreg r/m	
PMULHUW - Packed multiplication, store high word (unsigned)		
mmxreg2 to mmxreg1	0000 1111: 1110 0100: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111: 1110 0100: mod mmxreg r/m	

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding	
PMULHW – Packed multiplication, store high word	<u> </u>	
mmxreg2 to mmxreg1	0000 1111:1110 0101: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1110 0101: mod mmxreg r/m	
PMULLW - Packed multiplication, store low word	<u>-</u>	
mmxreg2 to mmxreg1	0000 1111:1101 0101: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1101 0101: mod mmxreg r/m	
POR - Bitwise Or		
mmxreg2 to mmxreg1	0000 1111:1110 1011: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:1110 1011: mod mmxreg г/m	
PSLL <sup>2</sup> - Packed shift left logical		
mmxreg1 by mmxreg2	0000 1111:1111 00gg: 11 mmxreg1 mmxreg2	
mmxreg by memory	0000 1111:1111 00gg: mod mmxreg r/m	
mmxreg by immediate	0000 1111:0111 00gg: 11 110 mmxreg: imm8 data	
PSRA <sup>2</sup> - Packed shift right arithmetic		
mmxreg1 by mmxreg2	0000 1111:1110 00gg: 11 mmxreg1 mmxreg2	
mmxreg by memory	0000 1111:1110 00gg: mod mmxreg r/m	
mmxreg by immediate	0000 1111:0111 00gg: 11 100 mmxreg: imm8 data	
PSRL <sup>2</sup> – Packed shift right logical		
mmxreg1 by mmxreg2	0000 1111:1101 00gg: 11 mmxreg1 mmxreg2	
mmxreg by memory	0000 1111:1101 00gg: mod mmxreg r/m	
mmxreg by immediate	0000 1111:0111 00gg: 11 010 mmxreg: imm8 data	
PSUB - Subtract with wrap-around		
mmxreg2 from mmxreg1	0000 1111:1111 10gg: 11 mmxreg1 mmxreg2	
memory from mmxreg	0000 1111:1111 10gg: mod mmxreg r/m	
PSUBS - Subtract signed with saturation		
mmxreg2 from mmxreg1	0000 1111:1110 10gg: 11 mmxreg1 mmxreg2	
memory from mmxreg	0000 1111:1110 10gg: mod mmxreg r/m	
PSUBUS - Subtract unsigned with saturation		
mmxreg2 from mmxreg1	0000 1111:1101 10gg: 11 mmxreg1 mmxreg2	
memory from mmxreg	0000 1111:1101 10gg: mod mmxreg r/m	
PUNPCKH - Unpack high data to next larger type		
mmxreg2 to mmxreg1	0000 1111:0110 10gg: 11 mmxreg1 mmxreg2	
memory to mmxreg	0000 1111:0110 10gg: mod mmxreg r/m	
PUNPCKL – Unpack low data to next larger type		
mmxreg2 to mmxreg1	0000 1111:0110 00gg: 11 mmxreg1 mmxreg2	
	ooo iiiiixigi miixig	

Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
PXOR - Bitwise Xor	
mmxreg2 to mmxreg1	0000 1111:1110 1111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 1111: mod mmxreg r/m

#### **NOTES:**

- 1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
- 2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.

#### B.6 PROCESSOR EXTENDED STATE INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that relate to processor extended state management.

Table B-20. Formats and Encodings of XSAVE/XRSTOR/XGETBV/XSETBV Instructions

Instruction and Format	Encoding
XGETBV - Get Value of Extended Control Register	0000 1111:0000 0001: 1101 0000
XRSTOR - Restore Processor Extended States <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 101 г/m
XSAVE - Save Processor Extended States <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 100 г/m
XSETBV - Set Extended Control Register	0000 1111:0000 0001: 1101 0001

#### **NOTES:**

#### B.7 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

Table B-21. Formats and Encodings of P6 Family Instructions

Instruction and Format	Encoding	
CMOVcc - Conditional Move		
register2 to register1	0000 1111: 0100 tttn: 11 reg1 reg2	
memory to register	0000 1111 : 0100 tttn : mod reg r/m	
FCMOVcc - Conditional Move on EFLAG Register Condition Codes		
move if below (B)	11011 010 : 11 000 ST(i)	
move if equal (E)	11011 010 : 11 001 ST(i)	
move if below or equal (BE)	11011 010 : 11 010 ST(i)	
move if unordered (U)	11011 010 : 11 011 ST(i)	
move if not below (NB)	11011 011 : 11 000 ST(i)	
move if not equal (NE)	11011 011 : 11 001 ST(i)	
move if not below or equal (NBE)	11011 011 : 11 010 ST(i)	

<sup>1.</sup> For XSAVE and XRSTOR, "mod = 11" is reserved.

Table B-21. Formats and Encodings of P6 Family Instructions (Contd.)

Instruction and Format	Encoding
move if not unordered (NU)	11011 011 : 11 011 ST(i)
FCOMI - Compare Real and Set EFLAGS	11011 011 : 11 110 ST(i)
FXRSTOR - Restore x87 FPU, MMX, SSE, and SSE2 State <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 001 г/m
FXSAVE - Save x87 FPU, MMX, SSE, and SSE2 State <sup>1</sup>	0000 1111:1010 1110: mod <sup>A</sup> 000 г/m
SYSENTER - Fast System Call	0000 1111:0011 0100
SYSEXIT - Fast Return from Fast System Call	0000 1111:0011 0101

#### **NOTES:**

#### B.8 SSE INSTRUCTION FORMATS AND ENCODINGS

The SSE instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables (Tables B-22, B-23, and B-24) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

Table B-22. Formats and Encodings of SSE Floating-Point Instructions

Instruction and Format	Encoding		
ADDPS—Add Packed Single Precision Floating-Po	pint Values		
xmmreg2 to xmmreg1	0000 1111:0101 1000:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0101 1000: mod xmmreg r/m		
ADDSS—Add Scalar Single Precision Floating-Point Values			
xmmreg2 to xmmreg1	1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0011:0000 1111:01011000: mod xmmreg r/m		
ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values			
xmmreg2 to xmmreg1	0000 1111:0101 0101:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0101 0101: mod xmmreg r/m		
ANDPS—Bitwise Logical AND of Packed Single P	ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0101 0100:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0101 0100: mod xmmreg r/m		
CMPPS—Compare Packed Single Precision Floati	ng-Point Values		
xmmreg2 to xmmreg1, imm8	0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8		
mem to xmmreg, imm8	0000 1111:1100 0010: mod xmmreg r/m: imm8		
CMPSS—Compare Scalar Single Precision Floating-Point Values			
xmmreg2 to xmmreg1, imm8	1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8		
mem to xmmreg, imm8	1111 0011:0000 1111:1100 0010: mod xmmreg r/m: imm8		
COMISS—Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS			
xmmreg2 to xmmreg1	0000 1111:0010 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0010 1111: mod xmmreg r/m		

<sup>1.</sup> For FXSAVE and FXRSTOR, "mod = 11" is reserved.

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

	To the state of th	
Instruction and Format	Encoding	
CVTPI2PS—Convert Packed Doubleword Integers to Pa	cked Single Precision Floating-Point Values	
mmreg to xmmreg	0000 1111:0010 1010:11 xmmreg1 mmreg1	
mem to xmmreg	0000 1111:0010 1010: mod xmmreg r/m	
CVTPS2PI—Convert Packed Single Precision Floating-Po	oint Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1101:11 mmreg1 xmmreg1	
mem to mmreg	0000 1111:0010 1101: mod mmreg r/m	
CVTSI2SS—Convert Signed Integer to Scalar Single Pred	cision Floating-Point Value	
r32 to xmmreg1	1111 0011:0000 1111:00101010:11 xmmreg1 r32	
mem to xmmreg	1111 0011:0000 1111:00101010: mod xmmreg r/m	
CVTSS2SI—Convert Scalar Single Precision Floating-Poi	nt Value to Signed Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1101:11 r32 xmmreg	
mem to r32	1111 0011:0000 1111:0010 1101: mod r32 r/m	
CVTTPS2PI—Convert with Truncation Packed Single Pro	ecision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1100:11 mmreg1 xmmreg1	
mem to mmreg	0000 1111:0010 1100: mod mmreg r/m	
CVTTSS2SI—Convert with Truncation Scalar Single Pred	cision Floating-Point Value to Signed Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1100:11 r32 xmmreg1	
mem to r32	1111 0011:0000 1111:0010 1100: mod r32 r/m	
DIVPS—Divide Packed Single Precision Floating-Point V	alues	
xmmreg2 to xmmreg1	0000 1111:0101 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 1110: mod xmmreg r/m	
DIVSS—Divide Scalar Single Precision Floating-Point Va	lues	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 1110: mod xmmreg r/m	
LDMXCSR—Load MXCSR Register State		
m32 to MXCSR	0000 1111:1010 1110:mod <sup>A</sup> 010 mem	
MAXPS—Return Maximum Packed Single Precision Floa	ting-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 1111: mod xmmreg r/m	
MAXSS—Return Maximum Scalar Double Precision Floa	ting-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 1111: mod xmmreg r/m	
MINPS—Return Minimum Packed Double Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0101 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 1101: mod xmmreg r/m	
MINSS—Return Minimum Scalar Double Precision Floating-Point Value		
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 1101: mod xmmreg r/m	
<u> </u>		

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

Instruction and Format	Encoding	
MOVAPS—Move Aligned Packed Single Precision Floatin		
xmmreg2 to xmmreg1 mem to xmmreg1	0000 1111:0010 1000:11 xillillegz xillilleg1	
mem to xmmey i	0000 TTTT:00T0 T000: III0d XIIIIII eg T/III	
xmmreg1 to xmmreg2	0000 1111:0010 1001:11 xmmreg1 xmmreg2	
xmmreg1 to mem	0000 1111:0010 1001: mod xmmreg r/m	
MOVHLPS—Move Packed Single Precision Floating-Poin	t Values High to Low	
xmmreg2 to xmmreg1	0000 1111:0001 0010:11 xmmreg1 xmmreg2	
MOVHPS—Move High Packed Single Precision Floating-	Point Values	
mem to xmmreg	0000 1111:0001 0110: mod xmmreg r/m	
xmmreg to mem	0000 1111:0001 0111: mod xmmreg r/m	
MOVLHPS—Move Packed Single Precision Floating-Poin	t Values Low to High	
xmmreg2 to xmmreg1	0000 1111:00010110:11 xmmreg1 xmmreg2	
MOVLPS—Move Low Packed Single Precision Floating-P	Point Values	
mem to xmmreg	0000 1111:0001 0010: mod xmmreg г/m	
xmmreg to mem	0000 1111:0001 0011: mod xmmreg r/m	
MOVMSKPS—Extract Packed Single Precision Floating-F	Point Sign Mask	
xmmreg to r32	0000 1111:0101 0000:11 r32 xmmreg	
MOVSS—Move Scalar Single Precision Floating-Point Va	lues	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0001 0000:11 xmmreg2 xmmreg1	
mem to xmmreg1	1111 0011:0000 1111:0001 0000: mod xmmreg r/m	
xmmreg1 to xmmreg2	1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2	
xmmreg1 to mem	1111 0011:0000 1111:0001 0001: mod xmmreg r/m	
MOVUPS—Move Unaligned Packed Single Precision Floa	ating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0001 0000:11 xmmreg2 xmmreg1	
mem to xmmreg1	0000 1111:0001 0000: mod xmmreg г/m	
xmmreg1 to xmmreg2	0000 1111:0001 0001:11 xmmreg1 xmmreg2	
xmmreg1 to mem	0000 1111:0001 0001: mod xmmreg r/m	
MULPS—Multiply Packed Single Precision Floating-Poin	t Values	
xmmreg2 to xmmreg1	0000 1111:0101 1001:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 1001: mod xmmreg r/m	
MULSS—Multiply Scalar Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 1001: mod xmmreg r/m	
ORPS—Bitwise Logical OR of Single Precision Floating-F	Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 0110:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 0110: mod xmmreg r/m	
RCPPS—Compute Reciprocals of Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0101 0011:11 xmmreg1 xmmreg2	
	<u> </u>	

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

	igs of 33c Floating-Point instructions (conta.)	
Instruction and Format	Encoding	
mem to xmmreg	0000 1111:0101 0011: mod xmmreg r/m	
${\hbox{RCPSS}Compute \ Reciprocals of Scalar Single \ Precision}$	Floating-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:01010011: mod xmmreg r/m	
RSQRTPS—Compute Reciprocals of Square Roots of Page	cked Single Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 0010:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 0010: mode xmmreg r/m	
RSQRTSS—Compute Reciprocals of Square Roots of Sca	alar Single Precision Floating-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 0010:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 0010: mod xmmreg r/m	
SHUFPS—Shuffle Packed Single Precision Floating-Poin	nt Values	
xmmreg2 to xmmreg1, imm8	0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0000 1111:1100 0110: mod xmmreg r/m: imm8	
SQRTPS—Compute Square Roots of Packed Single Prec	ision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 0001:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 0001: mod xmmreg r/m	
SQRTSS—Compute Square Root of Scalar Single Precision	on Floating-Point Value	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 0001:mod xmmreg r/m	
STMXCSR—Store MXCSR Register State		
MXCSR to mem	0000 1111:1010 1110:mod <sup>A</sup> 011 mem	
SUBPS—Subtract Packed Single Precision Floating-Poin	t Values	
xmmreg2 to xmmreg1	0000 1111:0101 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0101 1100:mod xmmreg r/m	
SUBSS—Subtract Scalar Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0101 1100:mod xmmreg r/m	
UCOMISS—Unordered Compare Scalar Ordered Single Pr	recision Floating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	0000 1111:0010 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0010 1110: mod xmmreg r/m	
UNPCKHPS—Unpack and Interleave High Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0001 0101:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0001 0101: mod xmmreg r/m	
UNPCKLPS—Unpack and Interleave Low Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0001 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0000 1111:0001 0100: mod xmmreg r/m	
XORPS—Bitwise Logical XOR of Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	0000 1111:0101 0111:11 xmmreg1 xmmreg2	
	ı	

Table B-22. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

Instruction and Format	Encoding
mem to xmmreg	0000 1111:0101 0111: mod xmmreg r/m

Table B-23. Formats and Encodings of SSE Integer Instructions

Instruction and Format	Encoding
PAVGB/PAVGW—Average Packed Integers	
mmreg2 to mmreg1	0000 1111:1110 0000:11 mmreg1 mmreg2
	0000 1111:1110 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0000: mod mmreg r/m
	0000 1111:1110 0011: mod mmreg r/m
PEXTRW—Extract Word	
mmreg to reg32, imm8	0000 1111:1100 0101:11 r32 mmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0000 1111:1100 0100:11 mmreg r32: imm8
m16 to mmreg, imm8	0000 1111:1100 0100: mod mmreg r/m: imm8
PMAXSW—Maximum of Packed Signed Word Integers	
mmreg2 to mmreg1	0000 1111:1110 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1110: mod mmreg r/m
PMAXUB—Maximum of Packed Unsigned Byte Integers	
mmreg2 to mmreg1	0000 1111:1101 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1110: mod mmreg r/m
PMINSW—Minimum of Packed Signed Word Integers	
mmreg2 to mmreg1	0000 1111:1110 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1010: mod mmreg r/m
PMINUB—Minimum of Packed Unsigned Byte Integers	
mmreg2 to mmreg1	0000 1111:1101 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1010: mod mmreg r/m
PMOVMSKB—Move Byte Mask To Integer	·
mmreg to reg32	0000 1111:1101 0111:11 r32 mmreg
PMULHUW—Multiply Packed Unsigned Integers and Store	High Result
mmreg2 to mmreg1	0000 1111:1110 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0100: mod mmreg r/m
PSADBW—Compute Sum of Absolute Differences	
mmreg2 to mmreg1	0000 1111:1111 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 0110: mod mmreg r/m
PSHUFW—Shuffle Packed Words	·
mmreg2 to mmreg1, imm8	0000 1111:0111 0000:11 mmreg1 mmreg2: imm8
mem to mmreg, imm8	0000 1111:0111 0000: mod mmreg r/m: imm8
	•

Table B-24. Format and Encoding of SSE Cacheability & Memory Ordering Instructions

Instruction and Format	Encoding	
MASKMOVQ—Store Selected Bytes of Quadword		
mmreg2 to mmreg1	0000 1111:1111 0111:11 mmreg1 mmreg2	
MOVNTPS—Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint		
xmmreg to mem	0000 1111:0010 1011: mod xmmreg r/m	
MOVNTQ—Store Quadword Using Non-Temporal Hint		
mmreg to mem	0000 1111:1110 0111: mod mmreg r/m	
PREFETCHTO—Prefetch Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 001 mem	
PREFETCHT1—Prefetch Temporal to First Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 010 mem	
PREFETCHT2—Prefetch Temporal to Second Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 011 mem	
PREFETCHNTA—Prefetch Non-Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 000 mem	
SFENCE—Store Fence	0000 1111:1010 1110:11 111 000	

#### B.9 SSE2 INSTRUCTION FORMATS AND ENCODINGS

The SSE2 instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

# B.9.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-25 shows the encoding of this gg field.

Table B-25. Encoding of Granularity of Data Field (qq)

gg	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions

	Incodings of 33C2 Floating Fourt instructions	
Instruction and Format	Encoding	
ADDPD—Add Packed Double Precision Floating-Point	t Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0101 1000: mod xmmreg r/m	
ADDSD—Add Scalar Double Precision Floating-Point	Values	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0010:0000 1111:0101 1000: mod xmmreg r/m	
ANDNPD—Bitwise Logical AND NOT of Packed Doubl	e Precision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0101 0101: mod xmmreg r/m	
ANDPD—Bitwise Logical AND of Packed Double Prec	ision Floating-Point Values	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0101 0100: mod xmmreg r/m	
CMPPD—Compare Packed Double Precision Floating-	Point Values	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:1100 0010: mod xmmreg r/m: imm8	
CMPSD—Compare Scalar Double Precision Floating-Point Values		
xmmreg2 to xmmreg1, imm8	1111 0010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	11110 010:0000 1111:1100 0010: mod xmmreg r/m: imm8	
COMISD—Compare Scalar Ordered Double Precision F	loating-Point Values and Set EFLAGS	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0010 1111: mod xmmreg r/m	
CVTPI2PD—Convert Packed Doubleword Integers to	Packed Double Precision Floating-Point Values	
mmreg to xmmreg	0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1	
mem to xmmreg	0110 0110:0000 1111:0010 1010: mod xmmreg r/m	
CVTPD2PI—Convert Packed Double Precision Floatin	g-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1	
mem to mmreg	0110 0110:0000 1111:0010 1101: mod mmreg r/m	
CVTSI2SD—Convert Signed Integer to Scalar Double	Precision Floating-Point Value	
r32 to xmmreg1	1111 0010:0000 1111:0010 1010:11 xmmreg r32	
mem to xmmreg	1111 0010:0000 1111:0010 1010: mod xmmreg r/m	
CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Signed Integer		
xmmreg to r32	1111 0010:0000 1111:0010 1101:11 r32 xmmreg	
mem to r32	1111 0010:0000 1111:0010 1101: mod r32 r/m	
CVTTPD2PI—Convert with Truncation Packed Double Precision Floating-Point Values to Packed Doubleword Integers		
xmmreg to mmreg	0110 0110:0000 1111:0010 1100:11 mmreg xmmreg	
mem to mmreg	0110 0110:0000 1111:0010 1100: mod mmreg r/m	
CVTTSD2SI—Convert with Truncation Scalar Double Precision Floating-Point Value to Signed Integer		
xmmreg to r32	1111 0010:0000 1111:0010 1100:11 r32 xmmreg	

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

	unigs of 3362 Floating-Point instructions (contd.)
Instruction and Format	Encoding
mem to r32	1111 0010:0000 1111:0010 1100: mod r32 r/m
	g-Point Values to Packed Single Precision Floating-Point Values
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1010: mod xmmreg r/m
CVTPS2PD—Covert Packed Single Precision Floating	-Point Values to Packed Double Precision Floating-Point Values
xmmreg2 to xmmreg1	0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1010: mod xmmreg r/m
CVTSD2SS—Covert Scalar Double Precision Floating-	Point Value to Scalar Single Precision Floating-Point Value
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1010: mod xmmreg r/m
CVTSS2SD—Covert Scalar Single Precision Floating-F	Point Value to Scalar Double Precision Floating-Point Value
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:00001 111:0101 1010: mod xmmreg r/m
CVTPD2DQ—Convert Packed Double Precision Floati	ng-Point Values to Packed Doubleword Integers
xmmreg2 to xmmreg1	1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:1110 0110: mod xmmreg r/m
CVTTPD2DQ—Convert With Truncation Packed Doub	le Precision Floating-Point Values to Packed Doubleword Integers
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 0110: mod xmmreg r/m
CVTDQ2PD—Convert Packed Doubleword Integers to	Packed Single Precision Floating-Point Values
xmmreg2 to xmmreg1	1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:1110 0110: mod xmmreg r/m
CVTPS2DQ—Convert Packed Single Precision Floatin	g-Point Values to Packed Doubleword Integers
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1011: mod xmmreg r/m
CVTTPS2DQ—Convert With Truncation Packed Single	Precision Floating-Point Values to Packed Doubleword Integers
xmmreg2 to xmmreg1	1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1011: mod xmmreg r/m
CVTDQ2PS—Convert Packed Doubleword Integers to Packed Double Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0101 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1011: mod xmmreg r/m
DIVPD—Divide Packed Double Precision Floating-Poi	nt Values
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1110: mod xmmreg r/m
DIVSD—Divide Scalar Double Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2
	l

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

Instruction and Format	Encoding	
mem to xmmreq	1111 0010:0000 1111:0101 1110: mod xmmreg r/m	
MAXPD—Return Maximum Packed Double Precision		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1111:11 xmmreq1 xmmreq2	
mem to xmmreg	0110 0110:0000 1111:0101 1111: mod xmmreg r/m	
MAXSD—Return Maximum Scalar Double Precision		
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0010:0000 1111:0101 1111: mod xmmreg r/m	
MINPD—Return Minimum Packed Double Precision		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1101:11 xmmreg1 xmmreg2	
	0110 0110:0000 1111:0101 1101:11 xillilliegt xillilliegz	
mem to xmmreg		
MINSD—Return Minimum Scalar Double Precision F		
xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0010:0000 1111:0101 1101: mod xmmreg r/m	
MOVAPD—Move Aligned Packed Double Precision (		
xmmreg1 to xmmreg2	0110 0110:0000 1111:0010 1001:11 xmmreg2 xmmreg1	
xmmreg1 to mem	0110 0110:0000 1111:0010 1001: mod xmmreg r/m	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1000:11 xmmreg1 xmmreg2	
mem to xmmreg1	0110 0110:0000 1111:0010 1000: mod xmmreg r/m	
MOVHPD—Move High Packed Double Precision Floa		
xmmreg to mem	0110 0110:0000 1111:0001 0111: mod xmmreg r/m	
mem to xmmreg	0110 0110:0000 1111:0001 0110: mod xmmreg r/m	
MOVLPD—Move Low Packed Double Precision Floa	ting-Point Values	
xmmreg to mem	0110 0110:0000 1111:0001 0011: mod xmmreg r/m	
mem to xmmreg	0110 0110:0000 1111:0001 0010: mod xmmreg r/m	
MOVMSKPD—Extract Packed Double Precision Floa	rting-Point Sign Mask	
xmmreg to r32	0110 0110:0000 1111:0101 0000:11 r32 xmmreg	
MOVSD—Move Scalar Double Precision Floating-Po	int Values	
xmmreg1 to xmmreg2	1111 0010:0000 1111:0001 0001:11 xmmreg2 xmmreg1	
xmmreg1 to mem	1111 0010:0000 1111:0001 0001: mod xmmreg r/m	
xmmreg2 to xmmreg1	1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2	
mem to xmmreg1	1111 0010:0000 1111:0001 0000: mod xmmreg r/m	
MOVUPD—Move Unaligned Packed Double Precision Floating-Point Values		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1	
mem to xmmreg1	0110 0110:0000 1111:0001 0001: mod xmmreg r/m	
xmmreg1 to xmmreg2	0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2	
xmmreg1 to mem	0110 0110:0000 1111:0001 0000: mod xmmreg r/m	
MULPD—Multiply Packed Double Precision Floating-Point Values		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1001:11 xmmreg1 xmmreg2	

Table B-26. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

mem to xmmreg	Instruction and Format	Encoding	
MULSD—Multiply Scalar Double Precision Floating-Point Values           xmmreg2 to xmmreg1         1111 0010:00001111:01011001:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:00001111:01011001:mod xmmreg r/m           ORPD—Bitwise Logical OR of Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:10001 10:11 xmmreg1 xmmreg2 imm8           SHUFPD—Shuffle Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1, imm8           mem to xmmreg, imm8         0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2 imm8           gen by xmmreg1, imm8         0110 0110:0000 1111:1010 001:11 xmmreg1 xmmreg2 imm8           gen by xmmreg1 imm8         0110 0110:0000 1111:1010 001:11 xmmreg1 xmmreg2 imm8           ymmreg2 to xmmreg1         0110 0110:0000 1111:010 000:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:010 000:111 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:010 000:1mod xmmreg r/m           SUBPD—Subtract Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:010 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:010 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:010 1100:11 100:11 xmmreg1 xmmreg2           mem to xmmreg1		Ţ.	
xmmreg2 to xmmreg1         1111 0010:00001111:01011001:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:00001111:01011001:mod xmmreg r/m           ORPD—Bitwise Logical OR of Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 0110:mod xmmreg r/m           SHUFPD—Shuffle Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1, imm8           xmmreg2 to xmmreg1, imm8         0110 0110:0000 1111:1100 0110:mod xmmreg r/m: imm8           SQRTPD—Compute Square Roots of Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:001 1100:11 100:11 xmmreg1 xmmreg2	<u> </u>		
mem to xmmreg			
ORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1		Ţ Ţ	
xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 0110: mod xmmreg r/m           SHUFPD—Shuffle Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1, imm8         0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8           mem to xmmreg. imm8         0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8           SQRTPD—Compute Square Roots of Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg1         1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2 <t< td=""><td></td><td>-</td></t<>		-	
Mem to xmmreg			
SHUFPD—Shuffle Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1, imm8			
xmmreg2 to xmmreg1, imm8         0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8           mem to xmmreg, imm8         0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8           SQRTPD—Compute Square Roots of Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0001: mod xmmreg r/m           SQRTSD—Compute Square Root of Scalar Double Precision Floating-Point Value           xmmreg2 to xmmreg1         1111 0010:0000 1111:010 0001:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:0000 1111:010 0001:mod xmmreg r/m           SUBPD—Subtract Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 1100:mod xmmreg r/m           SUBSD—Subtract Scalar Double Precision Floating-Point Values           xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 1100:mod xmmreg r/m           UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS           xmmreg2 to xmmreg1         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:00000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xm	<u> </u>		
mem to xmmreg, imm8			
SQRTPD—Compute Square Roots of Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1			
xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0101 0001: mod xmmreg r/m           SQRTSD—Compute Square Root of Scalar Double Precision Floating-Point Value           xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 0001: mod xmmreg r/m           SUBPD—Subtract Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 1100: mod xmmreg r/m           SUBSD—Subtract Scalar Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 1100: mod xmmreg r/m           SUBSD—Subtract Scalar Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:0000 1111:0101 1100: mod xmmreg r/m           UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS           xmmreg2 to xmmreg1         0110 0110:0000 1111:0010 1110: mod xmmreg r/m           UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0010 111: mod xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 110:000 1010: mod xmmreg r/m           UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values			
mem to xmmreg		-	
SQRTSD—Compute Square Root of Scalar Double Precision Floating-Point Value  xmmreg2 to xmmreg1  1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2  mem to xmmreg  1111 0010:0000 1111:0101 0001:mod xmmreg r/m  SUBPD—Subtract Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0101 1100: mod xmmreg r/m  SUBSD—Subtract Scalar Double Precision Floating-Point Values  xmmreg2 to xmmreg1  1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg  1111 0010:0000 1111:0101 1100: mod xmmreg r/m  UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1  0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0010 1110: mod xmmreg r/m  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0001 0100: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0011 0110:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0011 0110:11 xmmreg1 xmmreg2		5 5	
xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg2           mem to xmmreg         1111 0010:0000 1111:0101 0001: mod xmmreg r/m           SUBPD—Subtract Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg         0110 0110:0000 1111:0101 1100: mod xmmreg r/m           SUBSD—Subtract Scalar Double Precision Floating-Point Values         xmmreg2 to xmmreg1           xmmreg2 to xmmreg1         1111 0010:0000 1111:0101 1100: mod xmmreg1 xmmreg2           mem to xmmreg         1111 0010:0000 1111:0101 1100: mod xmmreg r/m           UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS           xmmreg2 to xmmreg1         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2           mem to xmmreg1         0110 0110:0000 1111:0010 1010:11 xmmreg1 xmmreg2 <td></td> <td>5</td>		5	
Mem to xmmreg	<u> </u>		
SUBPD—Subtract Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  mem to xmmreg  D110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg  D110 0110:0000 1111:0101 1100: mod xmmreg r/m  SUBSD—Subtract Scalar Double Precision Floating-Point Values  xmmreg2 to xmmreg1  T111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg  T111 0010:0000 1111:0101 1100: mod xmmreg r/m  UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1  D110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2  mem to xmmreg  D110 0110:0000 1111:0010 1110: mod xmmreg r/m  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  D110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg  D110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  D110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg  D110 0110:0000 1111:0001 0100: mod xmmreg r/m  VNPCKLPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1  D110 0110:0000 1111:010 0110:11 xmmreg1 xmmreg2  mem to xmmreg1  O110 0110:0000 1111:0011 0110:11 xmmreg1 xmmreg2	xmmreg2 to xmmreg1		
mem to xmmreg1 0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0101 1100: mod xmmreg r/m  SUBSD—Subtract Scalar Double Precision Floating-Point Values  xmmreg2 to xmmreg1 1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2  mem to xmmreg 1111 0010:0000 1111:0101 1100: mod xmmreg r/m  UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1 0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0010 1110: mod xmmreg r/m  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0100: mod xmmreg r/m  XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2		~	
mem to xmmreg	SUBPD—Subtract Packed Double Precision Floating-		
SUBSD—Subtract Scalar Double Precision Floating-Point Values  xmmreg2 to xmmreg1	xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2	
mem to xmmreg1 1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2 mem to xmmreg 1111 0010:0000 1111:0101 1100: mod xmmreg r/m  UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1 0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2 mem to xmmreg 0110 0110:0000 1111:0010 1110: mod xmmreg r/m  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2 mem to xmmreg 0110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2 mem to xmmreg 0110 0110:0000 1111:0001 0100:mod xmmreg r/m  XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:010 0110:11 xmmreg1 xmmreg2	mem to xmmreg	0110 0110:0000 1111:0101 1100: mod xmmreg r/m	
mem to xmmreg 1111 0010:0000 1111:0101 1100: mod xmmreg r/m  UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1 0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0010 1110: mod xmmreg r/m  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg 0110 0110:0000 1111:0001 0100: mod xmmreg r/m  XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	SUBSD—Subtract Scalar Double Precision Floating-Po	oint Values	
UCOMISD—Unordered Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS  xmmreg2 to xmmreg1	xmmreg2 to xmmreg1	1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2	
xmmreg2 to xmmreg1         0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0010 1110: mod xmmreg r/m           UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0001 0101: mod xmmreg r/m           UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0001 0100: mod xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0001 0100: mod xmmreg r/m           XORPD—Bitwise Logical OR of Double Precision Floating-Point Values           xmmreg2 to xmmreg1           0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	mem to xmmreg	1111 0010:0000 1111:0101 1100: mod xmmreg r/m	
mem to xmmreg  UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0001 0101: mod xmmreg r/m  UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2  mem to xmmreg  0110 0110:0000 1111:0001 0100: mod xmmreg r/m  XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1  0110 0110:0000 1111:010 0110:11 xmmreg1 xmmreg2			
UNPCKHPD—Unpack and Interleave High Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1	xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2	
xmmreg2 to xmmreg1       0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2         mem to xmmreg       0110 0110:0000 1111:0001 0101: mod xmmreg r/m         UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values         xmmreg2 to xmmreg1       0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2         mem to xmmreg       0110 0110:0000 1111:0001 0100: mod xmmreg r/m         XORPD—Bitwise Logical OR of Double Precision Floating-Point Values         xmmreg2 to xmmreg1       0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	mem to xmmreg	0110 0110:0000 1111:0010 1110: mod xmmreg r/m	
mem to xmmreg         0110 0110:0000 1111:0001 0101: mod xmmreg r/m           UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2           mem to xmmreg         0110 0110:0000 1111:0001 0100: mod xmmreg r/m           XORPD—Bitwise Logical OR of Double Precision Floating-Point Values           xmmreg2 to xmmreg1         0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2			
UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values  xmmreg2 to xmmreg1	xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2	
xmmreg2 to xmmreg1       0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2         mem to xmmreg       0110 0110:0000 1111:0001 0100: mod xmmreg r/m         XORPD—Bitwise Logical OR of Double Precision Floating-Point Values         xmmreg2 to xmmreg1       0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	mem to xmmreg	0110 0110:0000 1111:0001 0101: mod xmmreg r/m	
mem to xmmreg 0110 0110:0000 1111:0001 0100: mod xmmreg r/m  XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1 0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	UNPCKLPD—Unpack and Interleave Low Packed Double Precision Floating-Point Values		
XORPD—Bitwise Logical OR of Double Precision Floating-Point Values  xmmreg2 to xmmreg1	xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2	
xmmreg2 to xmmreg1	mem to xmmreg	0110 0110:0000 1111:0001 0100: mod xmmreg r/m	
	XORPD—Bitwise Logical OR of Double Precision Floating-Point Values		
mem to xmmreg 0110 0110:0000 1111:0101 0111: mod xmmreg r/m	xmmreg2 to xmmreg1	0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	
	mem to xmmreg	0110 0110:0000 1111:0101 0111: mod xmmreg r/m	

Table B-27. Formats and Encodings of SSE2 Integer Instructions

Instruction and Format	Encoding	
MOVD—Move Doubleword		
reg to xmmreg	0110 0110:0000 1111:0110 1110: 11 xmmreg reg	
reg from xmmreg	0110 0110:0000 1111:0111 1110: 11 xmmreg reg	
mem to xmmreg	0110 0110:0000 1111:0110 1110: mod xmmreg r/m	
mem from xmmreg	0110 0110:0000 1111:0111 1110: mod xmmreg r/m	
MOVDQA—Move Aligned Double Quadword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1111:11 xmmreg1 xmmreg2	
xmmreg2 from xmmreg1	0110 0110:0000 1111:0111 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0110 1111: mod xmmreg r/m	
mem from xmmreg	0110 0110:0000 1111:0111 1111: mod xmmreg r/m	
MOVDQU—Move Unaligned Double Quadword		
xmmreg2 to xmmreg1	1111 0011:0000 1111:0110 1111:11 xmmreg1 xmmreg2	
xmmreg2 from xmmreg1	1111 0011:0000 1111:0111 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0110 1111: mod xmmreg r/m	
mem from xmmreg	1111 0011:0000 1111:0111 1111: mod xmmreg r/m	
MOVQ2DQ—Move Quadword from MMX to XMM Register		
mmreg to xmmreg	1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2	
MOVDQ2Q—Move Quadword from XMM to MMX Reg	ister	
xmmreg to mmreg	1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2	
MOVQ—Move Quadword		
xmmreg2 to xmmreg1	1111 0011:0000 1111:0111 1110: 11 xmmreg1 xmmreg2	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1101 0110: 11 xmmreg1 xmmreg2	
mem to xmmreg	1111 0011:0000 1111:0111 1110: mod xmmreg r/m	
mem from xmmreg	0110 0110:0000 1111:1101 0110: mod xmmreg r/m	
PACKSSDW <sup>1</sup> —Pack Dword To Word Data (signed with saturation)		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1011: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:0110 1011: mod xmmreg r/m	
PACKSSWB—Pack Word To Byte Data (signed with s	saturation)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0011: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:0110 0011: mod xmmreg r/m	
PACKUSWB—Pack Word To Byte Data (unsigned with saturation)		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0111: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:0110 0111: mod xmmreg r/m	
PADDQ—Add Packed Quadword Integers		
mmreg2 to mmreg1	0000 1111:1101 0100:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:1101 0100: mod mmreg r/m	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:1101 0100: mod xmmreg r/m	
	•	

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encoding
PADD—Add With Wrap-around	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1111 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1111 11gg: mod xmmreg r/m
PADDS—Add Signed With Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1110 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1110 11gg: mod xmmreg r/m
PADDUS—Add Unsigned With Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1101 11gg: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111: 1101 11gg: mod xmmreg r/m
PAND—Bitwise And	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1011:11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 1011: mod xmmreg r/m
PANDN—Bitwise AndNot	•
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 1111: mod xmmreg r/m
PAVGB—Average Packed Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11100000 mod xmmreg r/m
PAVGW—Average Packed Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 0011 mod xmmreg r/m
PCMPEQ—Packed Compare For Equality	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0111 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0111 01gg: mod xmmreg r/m
PCMPGT—Packed Compare Greater (signed)	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0110 01gg: mod xmmreg r/m
PEXTRW—Extract Word	,
xmmreg to reg32, imm8	0110 0110:0000 1111:1100 0101:11 r32 xmmreg: imm8
PINSRW—Insert Word	,
reg32 to xmmreg, imm8	0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8
m16 to xmmreg, imm8	0110 0110:0000 1111:1100 0100: mod xmmreg r/m: imm8
PMADDWD—Packed Multiply Add	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1111 0101: mod xmmreg r/m
PMAXSW—Maximum of Packed Signed Word Integers	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1110:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11101110: mod xmmreg r/m
<u>-</u>	<u> </u>

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encoding	
PMAXUB—Maximum of Packed Unsigned Byte Integ		
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:1101 1110: mod xmmreg r/m	
PMINSW—Minimum of Packed Signed Word Integers	-	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1010:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:1110 1010: mod xmmreg r/m	
PMINUB—Minimum of Packed Unsigned Byte Integer	-	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1010:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:1101 1010 mod xmmreg r/m	
PMOVMSKB—Move Byte Mask To Integer		
xmmreg to reg32	0110 0110:0000 1111:1101 0111:11 r32 xmmreg	
PMULHUW—Packed multiplication, store high word (		
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0100: 11 xmmreq1 xmmreq2	
memory to xmmreg	0110 0110:0000 1111:1110 0100: mod xmmreg r/m	
PMULHW—Packed Multiplication, store high word		
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0101: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:1110 0101: mod xmmreq r/m	
PMULLW—Packed Multiplication, store low word	To the office of the first the office and the office of th	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 0101: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:1101 0101: mod xmmreg r/m	
PMULUDQ—Multiply Packed Unsigned Doubleword In		
mmreg2 to mmreg1	0000 1111:1111 0100:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:1111 0100: mod mmreg r/m	
xmmreg2 to xmmreg1	0110 0110:00001111:1111 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:00001111:1111 0100: mod xmmreg r/m	
POR—Bitwise Or	To the office of the first of t	
xmmreq2 to xmmreq1	0110 0110:0000 1111:1110 1011: 11 xmmreg1 xmmreg2	
memory to xmmreg	0110 0110:0000 1111:1110 1011: mod xmmreg r/m	
PSADBW—Compute Sum of Absolute Differences		
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0110:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:1111 0110: mod xmmreg r/m	
PSHUFLW—Shuffle Packed Low Words		
xmmreg2 to xmmreg1, imm8	1111 0010:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8	
PSHUFHW—Shuffle Packed High Words		
xmmreg2 to xmmreg1, imm8	1111 0011:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	1111 0011:0000 1111:0111 0000: mod xmmreg r/m: imm8	
PSHUFD—Shuffle Packed Doublewords		

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

	<u> </u>
Instruction and Format	Encoding
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0111 0000: mod xmmreg r/m: imm8
PSLLDQ—Shift Double Quadword Left Logical	
xmmreg, imm8	0110 0110:0000 1111:0111 0011:11 111 xmmreg: imm8
PSLL—Packed Shift Left Logical	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1111 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1111 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 110 xmmreg: imm8
PSRA—Packed Shift Right Arithmetic	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1110 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1110 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 100 xmmreg: imm8
PSRLDQ—Shift Double Quadword Right Logical	
xmmreg, imm8	0110 0110:00001111:01110011:11 011 xmmreg: imm8
PSRL—Packed Shift Right Logical	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1101 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1101 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 010 xmmreg: imm8
PSUBQ—Subtract Packed Quadword Integers	
mmreg2 to mmreg1	0000 1111:11111 011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 1011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1111 1011: mod xmmreg r/m
PSUB—Subtract With Wrap-around	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1111 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1111 10gg: mod xmmreg r/m
PSUBS—Subtract Signed With Saturation	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1110 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1110 10gg: mod xmmreg r/m
PSUBUS—Subtract Unsigned With Saturation	
xmmreg2 from xmmreg1	0000 1111:1101 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0000 1111:1101 10gg: mod xmmreg r/m
PUNPCKH—Unpack High Data To Next Larger Type	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 10gg:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 10gg: mod xmmreg r/m
PUNPCKHQDQ—Unpack High Data	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1101: mod xmmreg r/m
	·

Table B-27. Formats and Encodings of SSE2 Integer Instructions (Contd.)

Instruction and Format	Encoding
PUNPCKL—Unpack Low Data To Next Larger Type	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 00gg: mod xmmreg r/m
PUNPCKLQDQ—Unpack Low Data	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1100: mod xmmreg r/m
PXOR—Bitwise Xor	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 1111: mod xmmreg r/m

#### Table B-28. Format and Encoding of SSE2 Cacheability Instructions

Instruction and Format	Encoding	
MASKMOVDQU—Store Selected Bytes of Double Qua	adword	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2	
CLFLUSH—Flush Cache Line		
mem	0000 1111:1010 1110: mod 111 r/m	
MOVNTPD—Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint		
xmmreg to mem	0110 0110:0000 1111:0010 1011: mod xmmreg r/m	
MOVNTDQ—Store Double Quadword Using Non-Temporal Hint		
xmmreg to mem	0110 0110:0000 1111:1110 0111: mod xmmreg r/m	
MOVNTI—Store Doubleword Using Non-Temporal Hint		
reg to mem	0000 1111:1100 0011: mod reg r/m	
PAUSE—Spin Loop Hint	1111 0011:1001 0000	
LFENCE—Load Fence	0000 1111:1010 1110: 11 101 000	
MFENCE—Memory Fence	0000 1111:1010 1110: 11 110 000	

#### B.10 SSE3 FORMATS AND ENCODINGS TABLE

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.13.

Table B-29. Formats and Encodings of SSE3 Floating-Point Instructions

Instruction and Format	Encoding	
ADDSUBPD—Add /Sub packed DP FP numbers from XMM2/Mem to XMM1		
xmmreg2 to xmmreg1	01100110:00001111:11010000:11 xmmreg1 xmmreg2	
mem to xmmreg	01100110:00001111:11010000: mod xmmreg r/m	
ADDSUBPS—Add /Sub packed SP FP numbers from XMM2/M	lem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:11010000:11 xmmreg1 xmmreg2	
mem to xmmreg	11110010:00001111:11010000: mod xmmreg r/m	
HADDPD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1		
xmmreg2 to xmmreg1	01100110:00001111:01111100:11 xmmreg1 xmmreg2	
mem to xmmreg	01100110:00001111:01111100: mod xmmreg r/m	
HADDPS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1		
xmmreg2 to xmmreg1	11110010:00001111:01111100:11 xmmreg1 xmmreg2	
mem to xmmreg	11110010:00001111:01111100: mod xmmreg r/m	
HSUBPD—Sub horizontally packed DP FP numbers XMM2/Mo	em to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:01111101:11 xmmreg1 xmmreg2	
mem to xmmreg	01100110:00001111:01111101: mod xmmreg r/m	
HSUBPS—Sub horizontally packed SP FP numbers XMM2/Mem to XMM1		
xmmreg2 to xmmreg1	11110010:00001111:01111101:11 xmmreg1 xmmreg2	
mem to xmmreg	11110010:00001111:01111101: mod xmmreg r/m	

#### Table B-30. Formats and Encodings for SSE3 Event Management Instructions

Instruction and Format	Encoding	
MONITOR—Set up a linear address range to be monitored by hardware		
eax, ecx, edx	0000 1111 : 0000 0001:11 001 000	
MWAIT—Wait until write-back store performed within the range specified by the instruction MONITOR		
eax, ecx	0000 1111 : 0000 0001:11 001 001	

#### Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions

Instruction and Format	Encoding
FISTTP—Store ST in int16 (chop) and pop	
m16int	11011 111 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int32 (chop) and pop	
m32int	11011 011 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int64 (chop) and pop	

Table B-31. Formats and Encodings for SSE3 Integer and Move Instructions (Contd.)

Instruction and Format	Encoding	
m64int	11011 101 : mod <sup>A</sup> 001 r/m	
LDDQU—Load unaligned integer 128-bit		
xmm, m128	11110010:00001111:11110000: mod <sup>A</sup> xmmreg r/m	
MOVDDUP—Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate		
xmmreg2 to xmmreg1	11110010:000011111:00010010:11 xmmreg1 xmmreg2	
mem to xmmreg	11110010:000011111:00010010: mod xmmreg r/m	
MOVSHDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate high		
xmmreg2 to xmmreg1	11110011:00001111:00010110:11 xmmreg1 xmmreg2	
mem to xmmreg	11110011:00001111:00010110: mod xmmreg r/m	
MOVSLDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate low		
xmmreg2 to xmmreg1	11110011:00001111:00010010:11 xmmreg1 xmmreg2	
mem to xmmreg	11110011:00001111:00010010: mod xmmreg r/m	

# **B.11** SSSE3 FORMATS AND ENCODING TABLE

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix (66H) as part of the three-byte opcode. These prefixes are included in the table below.

Table B-32. Formats and Encodings for SSSE3 Instructions

Instruction and Format	Encoding	
PABSB—Packed Absolute Value Bytes		
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:0011 1000: 0001 1100: mod mmreg r/m	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1100: mod xmmreg r/m	
PABSD—Packed Absolute Value Double Words		
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:0011 1000: 0001 1110: mod mmreg r/m	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1110: mod xmmreg r/m	
PABSW—Packed Absolute Value Words		
mmreg2 to mmreg1	0000 1111:0011 1000: 0001 1101:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:0011 1000: 0001 1101: mod mmreg r/m	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1101: mod xmmreg r/m	
PALIGNR—Packed Align Right		
mmreg2 to mmreg1, imm8	0000 1111:0011 1010: 0000 1111:11 mmreg1 mmreg2: imm8	

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
mem to mmreg, imm8	0000 1111:0011 1010: 0000 1111: mod mmreg r/m: imm8
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1111:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1111: mod xmmreg r/m: imm8
PHADDD—Packed Horizontal Add Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0010: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0010: mod xmmreg r/m
PHADDSW—Packed Horizontal Add and Saturate	•
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0011: mod xmmreg r/m
PHADDW—Packed Horizontal Add Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0001:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0001: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0001: mod xmmreg r/m
PHSUBD—Packed Horizontal Subtract Double Wo	ords
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0110: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0110: mod xmmreg r/m
PHSUBSW—Packed Horizontal Subtract and Satu	ırate
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0111:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0111: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0111: mod xmmreg r/m
PHSUBW—Packed Horizontal Subtract Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0101:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0101: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0101:11 xmmreg1 xmmreg2

Table B-32. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0101: mod xmmreg r/m
PMADDUBSW—Multiply and Add Packed Signed and	Unsigned Bytes
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0100: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0100: mod xmmreg r/m
PMULHRSW—Packed Multiply HIgn with Round and S	Scale
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1011: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1011: mod xmmreg r/m
PSHUFB—Packed Shuffle Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0000: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0000: mod xmmreg r/m
PSIGNB—Packed Sign Bytes	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1000: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1000: mod xmmreg r/m
PSIGND—Packed Sign Double Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1010: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1010: mod xmmreg r/m
PSIGNW—Packed Sign Words	
mmreg2 to mmreg1	0000 1111:0011 1000: 0000 1001:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1001: mod mmreg r/m
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0000 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1001: mod xmmreg r/m

# B.12 AESNI AND PCLMULQDQ INSTRUCTION FORMATS AND ENCODINGS

Table B-33 shows the formats and encodings for AESNI and PCLMULQDQ instructions.

Table B-33. Formats and Encodings of AESNI and PCLMULQDQ Instructions

Instruction and Format	Encoding	
AESDEC—Perform One Round of an AES Decryption Flow		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1110: mod xmmreg r/m	
AESDECLAST—Perform Last Round of an AES Decryption Flo	w	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1111: mod xmmreg r/m	
AESENC—Perform One Round of an AES Encryption Flow		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1100: mod xmmreg r/m	
AESENCLAST—Perform Last Round of an AES Encryption Flow		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1101: mod xmmreg r/m	
AESIMC—Perform the AES InvMixColumn Transformation		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000:1101 1011:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000:1101 1011: mod xmmreg r/m	
AESKEYGENASSIST—AES Round Key Generation Assist		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010:1101 1111:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010:1101 1111: mod xmmreg r/m: imm8	
PCLMULQDQ—Carry-Less Multiplication Quadword		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010:0100 0100:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010:0100 0100: mod xmmreg r/m: imm8	

# B.13 SPECIAL ENCODINGS FOR 64-BIT MODE

The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

Table B-34. Special Case Instructions Promoted Using REX.W

Instruction and Format	Encoding
CMOVcc—Conditional Move	

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

rable b 34. Special case instruction	3 , ,
Instruction and Format	Encoding
register2 to register1	0100 OROB 0000 1111: 0100 tttn : 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 0000 1111: 0100 tttn : 11 qwordreg1 qwordreg2
memory to register	0100 ORXB 0000 1111 : 0100 tttn : mod reg r/m
memory64 to qwordregister	0100 1RXB 0000 1111 : 0100 tttn : mod qwordreg r/m
CVTSD2SI—Convert Scalar Double Precision Floating-Point Value	e to Signed Integer
xmmreg to r32	0100 0R0B 1111 0010:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1101:11 r64 xmmreg
mem64 to r32	0100 0R0XB 1111 0010:0000 1111:0010 1101: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1101: mod r64 r/m
CVTSI2SS—Convert Signed Integer to Scalar Single Precision Flo	pating-Point Value
r32 to xmmreg1	0100 0R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
mem64 to xmmreg	0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
CVTSI2SD—Convert Signed Integer to Scalar Double Precision F	loating-Point Value
r32 to xmmreg1	0100 0R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0010:0000 1111:00101 010: mod xmmreg r/m
mem64 to xmmreg	0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m
CVTSS2SI—Convert Scalar Single Precision Floating-Point Value	to Signed Integer
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1101:11 r64 xmmreg
mem to r32	0100 0RXB 11110011:00001111:00101101: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1101: mod r64 r/m
CVTTSD2SI—Convert with Truncation Scalar Double Precision F	loating-Point Value to Signed Integer
xmmreg to r32	0100 0R0B 11110010:00001111:00101100:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1100:11 r64 xmmreg
mem64 to r32	0100 0RXB 1111 0010:0000 1111:0010 1100: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m
	<u> </u>

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
CVTTSS2SI—Convert with Truncation Scalar Single Precision Flo	~
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1100:11 r64 xmmreg1
mem to r32	0100 0RXB 1111 0011:0000 1111:0010 1100: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1100: mod r64 r/m
MOVD/MOVQ—Move doubleword	
reg to mmxreg	0100 0R0B 0000 1111:0110 1110: 11 mmxreg reg
qwordreg to mmxreg	0100 1R0B 0000 1111:0110 1110: 11 mmxreg qwordreg
reg from mmxreg	0100 0R0B 0000 1111:0111 1110: 11 mmxreg reg
qwordreg from mmxreg	0100 1R0B 0000 1111:0111 1110: 11 mmxreg qwordreg
mem to mmxreg	0100 0RXB 0000 1111:0110 1110: mod mmxreg r/m
mem64 to mmxreg	0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m
mem from mmxreg	0100 0RXB 0000 1111:0111 1110: mod mmxreg r/m
mem64 from mmxreg	0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m
mmxreg with memory	0100 0RXB 0000 1111:0110 01gg: mod mmxreg r/m
MOVMSKPS—Extract Packed Single Precision Floating-Point Sig	n Mask
xmmreg to r32	0100 0R0B 0000 1111:0101 0000:11 r32 xmmreg
xmmreg to r64	0100 1R0B 00001111:01010000:11 r64 xmmreg
PEXTRW—Extract Word	
mmreg to reg32, imm8	0100 0R0B 0000 1111:1100 0101:11 r32 mmreg: imm8
mmreg to reg64, imm8	0100 1R0B 0000 1111:1100 0101:11 r64 mmreg: imm8
xmmreg to reg32, imm8	0100 0R0B 0110 0110 0000 1111:1100 0101:11 r32 xmmreg: imm8
xmmreg to reg64, imm8	0100 1R0B 0110 0110 0000 1111:1100 0101:11 r64 xmmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100:11 mmreg r32: imm8
reg64 to mmreg, imm8	0100 1R0B 0000 1111:1100 0100:11 mmreg r64: imm8
m16 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100 mod mmreg r/m: imm8
m16 to mmreg, imm8	0100 1RXB 0000 1111:11000100 mod mmreg r/m: imm8
reg32 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r32: imm8
reg64 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r64: imm8
m16 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
m16 to xmmreg, imm8	0100 1RXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
PMOVMSKB—Move Byte Mask To Integer	

Table B-34. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
mmreg to reg32	0100 ORXB 0000 1111:1101 0111:11 r32 mmreg
mmreg to reg64	0100 1R0B 0000 1111:1101 0111:11 r64 mmreg
xmmreg to reg32	0100 0RXB 0110 0110 0000 1111:1101 0111:11 r32 mmreg
xmmreg to reg64	0110 0110 0000 1111:1101 0111:11 r64 xmmreg

#### B.14 SSE4.1 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.1 formats and encodings. Some SSE4.1 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables.

In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-35. Encodings of SSE4.1 instructions

Table 5-55. Cilcoditi	gs of SSE4.1 Instructions	
Instruction and Format	Encoding	
BLENDPD — Blend Packed Double Precision Floats		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1010: 0000 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1101: mod xmmreg r/m	
BLENDPS — Blend Packed Single Precision Floats		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1010: 0000 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1100: mod xmmreg r/m	
BLENDVPD — Variable Blend Packed Double Precision Floats		
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0101:11 xmmreg1 xmmreg2	
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0101: mod xmmreg r/m	
BLENDVPS — Variable Blend Packed Single Precision Floats		
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0100:11 xmmreg1 xmmreg2	
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0100: mod xmmreg r/m	
DPPD — Packed Double Precision Dot Products		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0001:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0001: mod xmmreg r/m: imm8	
DPPS — Packed Single Precision Dot Products		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0000:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0000: mod xmmreg r/m: imm8	
EXTRACTPS — Extract From Packed Single Precision Floats		
reg from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0111:11 xmmreg reg: imm8	

Table B-35. Encodings of SSE4.1 instructions

Instruction and Cornet	Casadiaa
Instruction and Format	Encoding
mem from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0111: mod xmmreg r/m: imm8
INSERTPS — Insert Into Packed Single Precision Floats	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0010 0001:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0001: mod xmmreg r/m: imm8
${\tt MOVNTDQA-Load\ Double\ Quadword\ Non-temporal\ Align}$	ned
m128 to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1010:11 r/m xmmreg2
MPSADBW — Multiple Packed Sums of Absolute Difference	e
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0100 0010: mod xmmreg r/m: imm8
PACKUSDW — Pack with Unsigned Saturation	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1011: mod xmmreg r/m
PBLENDVB — Variable Blend Packed Bytes	
xmmreg2 to xmmreg1 <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0000:11 xmmreg1 xmmreg2
mem to xmmreg <xmm0></xmm0>	0110 0110:0000 1111:0011 1000: 0001 0000: mod xmmreg r/m
PBLENDW — Blend Packed Words	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0001 1110:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1110: mod xmmreg r/m: imm8
PCMPEQQ — Compare Packed Qword Data of Equal	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1001: mod xmmreg r/m
PEXTRB — Extract Byte	
reg from xmmreg , imm8	0110 0110:0000 1111:0011 1010: 0001 0100:11 xmmreg reg: imm8
xmmreg to mem, imm8	0110 0110:0000 1111:0011 1010: 0001 0100: mod xmmreg r/m: imm8
PEXTRD — Extract DWord	
reg from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8
xmmreg to mem, imm8	0110 0110:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8

Table B-35. Encodings of SSE4.1 instructions

Instruction and Format	Encoding	
PEXTRQ — Extract QWord		
r64 from xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0001 0110:11 xmmreg reg: imm8	
m64 from xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0001 0110: mod xmmreg r/m: imm8	
PEXTRW — Extract Word		
reg from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0101:11 reg xmmreg: imm8	
mem from xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0001 0101: mod xmmreg r/m: imm8	
PHMINPOSUW — Packed Horizontal Word Minimum		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0100 0001:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0100 0001: mod xmmreg r/m	
PINSRB — Extract Byte		
reg to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0000:11 xmmreg reg: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0000: mod xmmreg r/m: imm8	
PINSRD — Extract DWord		
reg to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8	
PINSRQ — Extract QWord		
r64 to xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0010 0010:11 xmmreg reg: imm8	
m64 to xmmreg, imm8	0110 0110:REX.W:0000 1111:0011 1010: 0010 0010: mod xmmreg r/m: imm8	
PMAXSB — Maximum of Packed Signed Byte Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1100: mod xmmreg r/m	
PMAXSD — Maximum of Packed Signed Dword Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1101: mod xmmreg r/m	
PMAXUD — Maximum of Packed Unsigned Dword Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1111: mod xmmreg r/m	
PMAXUW — Maximum of Packed Unsigned Word Integers		

Table B-35. Encodings of SSE4.1 instructions

Table 5-35. Cheddings of 35c4.1 histocholis		
Instruction and Format	Encoding	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1110:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1110: mod xmmreg r/m	
PMINSB — Minimum of Packed Signed Byte Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1000: mod xmmreg r/m	
PMINSD — Minimum of Packed Signed Dword Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1001:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1001: mod xmmreg r/m	
PMINUD — Minimum of Packed Unsigned Dword Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1011:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1011: mod xmmreg r/m	
PMINUW — Minimum of Packed Unsigned Word Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 1010:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 1010: mod xmmreg r/m	
PMOVSXBD — Packed Move Sign Extend - Byte to Dword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0001:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0001: mod xmmreg r/m	
PMOVSXBQ — Packed Move Sign Extend - Byte to Qword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0010:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0010: mod xmmreg r/m	
PMOVSXBW — Packed Move Sign Extend - Byte to Word		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0000: mod xmmreg r/m	
PMOVSXWD — Packed Move Sign Extend - Word to Dword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0011:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0011: mod xmmreg r/m	
PMOVSXWQ — Packed Move Sign Extend - Word to Qword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0100: mod xmmreg r/m	
PMOVSXDQ — Packed Move Sign Extend - Dword to Qword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 0101:11 xmmreg1 xmmreg2	

Table B-35. Encodings of SSE4.1 instructions

Table 6-55. Elicodings of 5564.1 Histractions		
Instruction and Format	Encoding	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 0101: mod xmmreg r/m	
PMOVZXBD — Packed Move Zero Extend - Byte to Dword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0001:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0001: mod xmmreg r/m	
PMOVZXBQ — Packed Move Zero Extend - Byte to Qword		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0010:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0010: mod xmmreg r/m	
PMOVZXBW — Packed Move Zero Extend - Byte to Word		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0000: mod xmmreg r/m	
${\sf PMOVZXWD-Packed\ Move\ Zero\ Extend\cdot Word\ to\ Dword}$		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0011:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0011: mod xmmreg r/m	
${\sf PMOVZXWQ-Packed\ Move\ Zero\ Extend\cdot Word\ to\ Qword}$		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0100: mod xmmreg r/m	
${\bf PMOVZXDQ-Packed\ Move\ Zero\ Extend\cdot Dword\ to\ Qword}$		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0011 0101:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0101: mod xmmreg r/m	
PMULDQ — Multiply Packed Signed Dword Integers		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0010 1000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0010 1000: mod xmmreg r/m	
PMULLD — Multiply Packed Signed Dword Integers, Store lo	ow Result	
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0100 0000:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0100 0000: mod xmmreg r/m	
PTEST — Logical Compare		
xmmreg2 to xmmreg1	0110 0110:0000 1111:0011 1000: 0001 0111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 0111: mod xmmreg r/m	
ROUNDPD — Round Packed Double Precision Values		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1001:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1001: mod xmmreg r/m: imm8	

Table B-35. Encodings of SSE4.1 instructions

Instruction and Format	Encoding	
ROUNDPS — Round Packed Single Precision Values		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1000:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1000: mod xmmreg r/m: imm8	
ROUNDSD — Round Scalar Double Precision Value		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1011:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1011: mod xmmreg r/m: imm8	
ROUNDSS — Round Scalar Single Precision Value		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0000 1010:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg, imm8	0110 0110:0000 1111:0011 1010: 0000 1010: mod xmmreg r/m: imm8	

## B.15 SSE4.2 FORMATS AND ENCODING TABLE

The tables in this section provide SSE4.2 formats and encodings. Some SSE4.2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the three-byte opcode. These prefixes are included in the tables. In 64-bit mode, some instructions requires REX.W, the byte sequence of REX.W prefix in the opcode sequence is shown.

Table B-36. Encodings of SSE4.2 instructions

Instruction and Format	Encoding	
CRC32 — Accumulate CRC32		
reg2 to reg1	1111 0010:0000 1111:0011 1000: 1111 000w :11 reg1 reg2	
mem to reg	1111 0010:0000 1111:0011 1000: 1111 000w : mod reg r/m	
bytereg2 to reg1	1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 :11 reg1 bytereg2	
m8 to reg	1111 0010:0100 WR0B:0000 1111:0011 1000: 1111 0000 : mod reg r/m	
qwreg2 to qwreg1	1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 :11 qwreg1 qwreg2	
mem64 to qwreg	1111 0010:0100 1R0B:0000 1111:0011 1000: 1111 0001 : mod qwreg r/m	
PCMPESTRI— Packed Compare Explicit-Length Strings To Index		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0001:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0001: mod xmmreg r/m	
PCMPESTRM— Packed Compare Explicit-Length Strings To Mask		
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0000:11 xmmreg1 xmmreg2: imm8	

	Table B-36.	<b>Encodings</b>	of SSE4.2	instructions
--	-------------	------------------	-----------	--------------

Instruction and Format	Encoding	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0000: mod xmmreg r/m	
PCMPISTRI— Packed Compare Implicit-Length String To Inde	x	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0011:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0011: mod xmmreg r/m	
PCMPISTRM— Packed Compare Implicit-Length Strings To Ma	ask	
xmmreg2 to xmmreg1, imm8	0110 0110:0000 1111:0011 1010: 0110 0010:11 xmmreg1 xmmreg2: imm8	
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0110 0010: mod xmmreg r/m	
PCMPGTQ— Packed Compare Greater Than		
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0011 0111: mod xmmreg r/m	
POPCNT— Return Number of Bits Set to 1		
reg2 to reg1	1111 0011:0000 1111:1011 1000:11 reg1 reg2	
mem to reg1	1111 0011:0000 1111:1011 1000:mod reg1 r/m	
qwreg2 to qwreg1	1111 0011:0100 1R0B:0000 1111:1011 1000:11 reg1 reg2	
mem64 to qwreg1	1111 0011:0100 1R0B:0000 1111:1011 1000:mod reg1 r/m	

## **B.16** AVX FORMATS AND ENCODING TABLE

The tables in this section provide AVX formats and encodings. A mixed form of bit/hex/symbolic forms are used to express the various bytes:

The C4/C5 and opcode bytes are expressed in hex notation; the first and second payload byte of VEX, the modR/M byte is expressed in combination of bit/symbolic form. The first payload byte of C4 is expressed as combination of bits and hex form, with the hex value preceded by an underscore. The VEX bit field to encode upper register 8-15 uses 1's complement form, each of those bit field is expressed as lower case notation rxb, instead of RXB.

The hybrid bit-nibble-byte form is depicted below:




Figure B-2. Hybrid Notation of VEX-Encoded Key Instruction Bytes

Table B-37. Encodings of AVX Instructions

Instruction and Format	Encoding	
VBLENDPD — Blend Packed Double Precision Floats		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0D:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0D:mod xmmreg1 r/m: imm	
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:0D:11 ymmreg1 ymmreg3: imm	
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:0D:mod ymmreg1 r/m: imm	
VBLENDPS — Blend Packed Single Precision Floats	C4.17.00_3. W ymmreg2 101.0b.mod ymmreg117m.mm	
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0C:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0C:mod xmmreg1 r/m: imm	
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:0C:11 ymmreg1 ymmreg3: imm	
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:0C:mod ymmreg1 r/m: imm	
VBLENDVPD — Variable Blend Packed Double Precision Floa		
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4B:11 xmmreg1 xmmreg3: xmmreg4	
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4B:mod xmmreg1 r/m: xmmreg4	
ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4B:11 ymmreg1 ymmreg3: ymmreg4	
ymmreg2 with mem to ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4B:mod ymmreg1 r/m: ymmreg4	
VBLENDVPS — Variable Blend Packed Single Precision Float	S	
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4A:11 xmmreg1 xmmreg3: xmmreg4	
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: 0 xmmreg2 001:4A:mod xmmreg1 r/m: xmmreg4	
ymmreg2 with ymmreg3 into ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4A:11 ymmreg1 ymmreg3: ymmreg4	
ymmreg2 with mem to ymmreg1 using ymmreg4 as mask	C4: rxb0_3: 0 ymmreg2 101:4A:mod ymmreg1 r/m: ymmreg4	
VDPPD — Packed Double Precision Dot Products		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:41:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:41:mod xmmreg1 r/m: imm	
VDPPS — Packed Single Precision Dot Products		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:40:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:40:mod xmmreg1 r/m: imm	
ymmreg2 with ymmreg3 into ymmreg1	C4: rxb0_3: w ymmreg2 101:40:11 ymmreg1 ymmreg3: imm	
ymmreg2 with mem to ymmreg1	C4: rxb0_3: w ymmreg2 101:40:mod ymmreg1 r/m: imm	
VEXTRACTPS — Extract From Packed Single Precision Floats		
reg from xmmreg1 using imm	C4: rxb0_3: w_F 001:17:11 xmmreg1 reg: imm	
mem from xmmreg1 using imm	C4: rxb0_3: w_F 001:17:mod xmmreg1 r/m: imm	
VINSERTPS — Insert Into Packed Single Precision Floats		
use imm to merge xmmreg3 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:21:11 xmmreg1 xmmreg3: imm	
use imm to merge mem with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:21:mod xmmreg1 r/m: imm	
VMOVNTDQA — Load Double Quadword Non-temporal Aligned		
m128 to xmmreg1	C4: rxb0_2: w_F 001:2A:11 xmmreg1 r/m	
<u> </u>	<u> </u>	

Instruction and Format	Encoding	
VMPSADBW — Multiple Packed Sums of Absolute Difference	e	
xmmreg3 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:42:11 xmmreg1 xmmreg3: imm	
m128 with xmmreg2 into xmmreg1	C4: rxb0_3: w xmmreg2 001:42:mod xmmreg1 r/m: imm	
VPACKUSDW — Pack with Unsigned Saturation		
xmmreg3 and xmmreg2 to xmmreg1	C4: rxb0_2: w xmmreg2 001:2B:11 xmmreg1 xmmreg3: imm	
m128 and xmmreg2 to xmmreg1	C4: rxb0_2: w xmmreg2 001:2B:mod xmmreg1 r/m: imm	
VPBLENDVB — Variable Blend Packed Bytes		
xmmreg2 with xmmreg3 into xmmreg1 using xmmreg4 as mask	C4: rxb0_3: w xmmreg2 001:4C:11 xmmreg1 xmmreg3: xmmreg4	
xmmreg2 with mem to xmmreg1 using xmmreg4 as mask	C4: rxb0_3: w xmmreg2 001:4C:mod xmmreg1 r/m: xmmreg4	
VPBLENDW — Blend Packed Words		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_3: w xmmreg2 001:0E:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_3: w xmmreg2 001:0E:mod xmmreg1 r/m: imm	
VPCMPEQQ — Compare Packed Qword Data of Equal		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:29:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:29:mod xmmreg1 r/m:	
VPEXTRB — Extract Byte		
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:14:11 xmmreg1 reg: imm	
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:14:mod xmmreg1 r/m: imm	
VPEXTRD — Extract DWord		
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:16:11 xmmreg1 reg: imm	
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:16:mod xmmreg1 r/m: imm	
VPEXTRQ — Extract QWord		
reg from xmmreg1 using imm	C4: rxb0_3: 1_F 001:16:11 xmmreg1 reg: imm	
mem from xmmreg1 using imm	C4: rxb0_3: 1_F 001:16:mod xmmreg1 r/m: imm	
VPEXTRW — Extract Word		
reg from xmmreg1 using imm	C4: rxb0_3: 0_F 001:15:11 xmmreg1 reg: imm	
mem from xmmreg1 using imm	C4: rxb0_3: 0_F 001:15:mod xmmreg1 r/m: imm	
VPHMINPOSUW — Packed Horizontal Word Minimum		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:41:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:41:mod xmmreg1 r/m	
VPINSRB — Insert Byte		
reg with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:20:11 xmmreg1 reg: imm	
mem with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:20:mod xmmreg1 r/m: imm	
VPINSRD — Insert DWord		
reg with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:22:11 xmmreg1 reg: imm	
mem with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 0 xmmreg2 001:22:mod xmmreg1 r/m: imm	
VPINSRQ — Insert QWord		
r64 with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 1 xmmreg2 001:22:11 xmmreg1 reg: imm	
L		

Instruction and Format	Encoding	
m64 with xmmreg2 to xmmreg1, imm8	C4: rxb0_3: 1 xmmreg2 001:22:mod xmmreg1 r/m: imm	
VPMAXSB — Maximum of Packed Signed Byte Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3C:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3C:mod xmmreg1 r/m	
VPMAXSD — Maximum of Packed Signed Dword Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3D:mod xmmreg1 r/m	
VPMAXUD — Maximum of Packed Unsigned Dword Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3F:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3F:mod xmmreg1 r/m	
VPMAXUW — Maximum of Packed Unsigned Word Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3E:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3E:mod xmmreg1 r/m	
VPMINSB — Minimum of Packed Signed Byte Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:38:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:38:mod xmmreg1 r/m	
VPMINSD — Minimum of Packed Signed Dword Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:39:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:39:mod xmmreg1 r/m	
VPMINUD — Minimum of Packed Unsigned Dword Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3B:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3B:mod xmmreg1 r/m	
VPMINUW — Minimum of Packed Unsigned Word Integers		
xmmreg2 with xmmreg3 into xmmreg1	C4: rxb0_2: w xmmreg2 001:3A:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:3A:mod xmmreg1 r/m	
VPMOVSXBD — Packed Move Sign Extend - Byte to Dword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:21:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:21:mod xmmreg1 r/m	
VPMOVSXBQ — Packed Move Sign Extend - Byte to Qword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:22:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:22:mod xmmreg1 r/m	
VPMOVSXBW — Packed Move Sign Extend - Byte to Word		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:20:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:20:mod xmmreg1 r/m	
VPMOVSXWD — Packed Move Sign Extend - Word to Dword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:23:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:23:mod xmmreg1 r/m	
VPMOVSXWQ — Packed Move Sign Extend - Word to Qword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:24:11 xmmreg1 xmmreg2	
	1	

	T	
Instruction and Format	Encoding	
mem to xmmreg1	C4: rxb0_2: w_F 001:24:mod xmmreg1 r/m	
VPMOVSXDQ — Packed Move Sign Extend - Dword to Qword	1	
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:25:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:25:mod xmmreg1 r/m	
VPMOVZXBD — Packed Move Zero Extend - Byte to Dword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:31:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:31:mod xmmreg1 r/m	
$\label{eq:VPMOVZXBQ-Packed Move Zero Extend-Byte to Qword} \textbf{VPMOVZXBQ-Packed Move Zero Extend-Byte to Qword}$		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:32:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:32:mod xmmreg1 r/m	
VPMOVZXBW — Packed Move Zero Extend - Byte to Word		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:30:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:30:mod xmmreg1 r/m	
VPMOVZXWD — Packed Move Zero Extend - Word to Dword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:33:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:33:mod xmmreg1 r/m	
VPMOVZXWQ — Packed Move Zero Extend - Word to Qword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:34:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:34:mod xmmreg1 r/m	
VPMOVZXDQ — Packed Move Zero Extend - Dword to Qword		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:35:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:35:mod xmmreg1 r/m	
VPMULDQ — Multiply Packed Signed Dword Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m	
VPMULLD — Multiply Packed Signed Dword Integers, Store low Result		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:40:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:40:mod xmmreg1 r/m	
VPTEST — Logical Compare		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:17:11 xmmreg1 xmmreg2	
mem to xmmreg	C4: rxb0_2: w_F 001:17:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_2: w_F 101:17:11 ymmreg1 ymmreg2	
mem to ymmreg	C4: rxb0_2: w_F 101:17:mod ymmreg1 r/m	
VROUNDPD — Round Packed Double Precision Values		
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:09:11 xmmreg1 xmmreg2: imm	
mem to xmmreg1, imm8	C4: rxb0_3: w_F 001:09:mod xmmreg1 r/m: imm	
ymmreg2 to ymmreg1, imm8	C4: rxb0_3: w_F 101:09:11 ymmreg1 ymmreg2: imm	
mem to ymmreg1, imm8	C4: rxb0_3: w_F 101:09:mod ymmreg1 r/m: imm	
VROUNDPS — Round Packed Single Precision Values		
the one of the original recipion values		

Instruction and Format	Encoding	
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:08:11 xmmreg1 xmmreg2: imm	
mem to xmmreg1, imm8	C4: rxb0_3: w_F 001:08:mod xmmreg1 r/m: imm	
ymmreg2 to ymmreg1, imm8	C4: rxb0_3: w_F 101:08:11 ymmreg1 ymmreg2: imm	
mem to ymmreg1, imm8	C4: rxb0_3: w_F 101:08:mod ymmreg1 r/m: imm	
VROUNDSD — Round Scalar Double Precision Value		
xmmreg2 and xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0B:11 xmmreg1 xmmreg3: imm	
xmmreg2 and mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0B:mod xmmreg1 r/m: imm	
VROUNDSS — Round Scalar Single Precision Value		
xmmreg2 and xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0A:11 xmmreg1 xmmreg3: imm	
xmmreg2 and mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:0A:mod xmmreg1 r/m: imm	
VPCMPESTRI — Packed Compare Explicit Length Strings, Re	turn Index	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:61:11 xmmreg1 xmmreg2: imm	
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:61:mod xmmreg1 r/m: imm	
VPCMPESTRM — Packed Compare Explicit Length Strings, Ro	eturn Mask	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:60:11 xmmreg1 xmmreg2: imm	
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:60:mod xmmreg1 r/m: imm	
VPCMPGTQ — Compare Packed Data for Greater Than		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:28:mod xmmreg1 r/m	
VPCMPISTRI — Packed Compare Implicit Length Strings, Return Index		
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:63:11 xmmreg1 xmmreg2: imm	
mem with xmmreg1, imm8	C4: rxb0_3: w_F 001:63:mod xmmreg1 r/m: imm	
VPCMPISTRM — Packed Compare Implicit Length Strings, Re	turn Mask	
xmmreg2 with xmmreg1, imm8	C4: rxb0_3: w_F 001:62:11 xmmreg1 xmmreg2: imm	
mem with xmmreg, imm8	C4: rxb0_3: w_F 001:62:mod xmmreg1 r/m: imm	
VAESDEC — Perform One Round of an AES Decryption Flow		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DE:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DE:mod xmmreg1 r/m	
VAESDECLAST — Perform Last Round of an AES Decryption Flow		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DF:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DF:mod xmmreg1 r/m	
VAESENC — Perform One Round of an AES Encryption Flow		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DC:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DC:mod xmmreg1 r/m	
VAESENCLAST — Perform Last Round of an AES Encryption Flow		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:DD:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:DD:mod xmmreg1 r/m	
VAESIMC — Perform the AES InvMixColumn Transformation		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:DB:11 xmmreg1 xmmreg2	
L		

Instruction and Format	Encoding	
mem to xmmreg1	C4: rxb0_2: w_F 001:DB:mod xmmreg1 r/m	
VAESKEYGENASSIST — AES Round Key Generation Assist		
xmmreg2 to xmmreg1, imm8	C4: rxb0_3: w_F 001:DF:11 xmmreg1 xmmreg2: imm	
mem to xmmreg, imm8	C4: rxb0_3: w_F 001:DF:mod xmmreg1 r/m: imm	
VPABSB — Packed Absolute Value		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1C:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:1C:mod xmmreg1 r/m	
VPABSD — Packed Absolute Value		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1E:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:1E:mod xmmreg1 r/m	
VPABSW — Packed Absolute Value		
xmmreg2 to xmmreg1	C4: rxb0_2: w_F 001:1D:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_2: w_F 001:1D:mod xmmreg1 r/m	
VPALIGNR — Packed Align Right		
xmmreg2 with xmmreg3 to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:DD:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1, imm8	C4: rxb0_3: w xmmreg2 001:DD:mod xmmreg1 r/m: imm	
VPHADDD — Packed Horizontal Add		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:02:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:02:mod xmmreg1 r/m	
VPHADDW — Packed Horizontal Add		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:01:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:01:mod xmmreg1 r/m	
VPHADDSW — Packed Horizontal Add and Saturate		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:03:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:03:mod xmmreg1 r/m	
VPHSUBD — Packed Horizontal Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:06:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:06:mod xmmreg1 r/m	
VPHSUBW — Packed Horizontal Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:05:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:05:mod xmmreg1 r/m	
VPHSUBSW — Packed Horizontal Subtract and Saturate		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:07:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:07:mod xmmreg1 r/m	
VPMADDUBSW — Multiply and Add Packed Signed and Unsi	gned Bytes	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:04:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:04:mod xmmreg1 r/m	
VPMULHRSW — Packed Multiply High with Round and Scale		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:0B:11 xmmreg1 xmmreg3	
<u> </u>		

Instruction and Format	Encoding	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:0B:mod xmmreg1 r/m	
VPSHUFB — Packed Shuffle Bytes		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:00:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:00:mod xmmreg1 r/m	
VPSIGNB — Packed SIGN		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:08:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:08:mod xmmreg1 r/m	
VPSIGND — Packed SIGN		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:0A:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:0A:mod xmmreg1 r/m	
VPSIGNW — Packed SIGN		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: w xmmreg2 001:09:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_2: w xmmreg2 001:09:mod xmmreg1 r/m	
VADDSUBPD — Packed Double-FP Add/Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D0:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D0:mod xmmreg1 r/m	
xmmreglo2 <sup>1</sup> with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D0:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D0:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:D0:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:D0:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:D0:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:D0:mod ymmreg1 r/m	
VADDSUBPS — Packed Single-FP Add/Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:D0:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:D0:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:D0:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:D0:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:D0:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:D0:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:D0:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:D0:mod ymmreg1 r/m	
VHADDPD — Packed Double-FP Horizontal Add		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:7C:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:7C:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:7C:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:7C:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:7C:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:7C:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:7C:11 ymmreg1 ymmreglo3	

Instruction and Formst	Cocodina	
Instruction and Format	Encoding	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:7C:mod ymmreg1 r/m	
VHADDPS — Packed Single-FP Horizontal Add	C4. m/s 0. 1	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:7C:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:7C:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:7C:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:7C:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:7C:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:7C:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:7C:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:7C:mod ymmreg1 r/m	
VHSUBPD — Packed Double-FP Horizontal Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:7D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:7D:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:7D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:7D:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:7D:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:7D:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:7D:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:7D:mod ymmreg1 r/m	
VHSUBPS — Packed Single-FP Horizontal Subtract		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:7D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:7D:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:7D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:7D:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 111:7D:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 111:7D:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 111:7D:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 111:7D:mod ymmreg1 r/m	
VLDDQU — Load Unaligned Integer 128 Bits		
mem to xmmreg1	C4: rxb0_1: w_F 011:F0:mod xmmreg1 r/m	
mem to xmmreg1	C5: r_F 011:F0:mod xmmreg1 r/m	
mem to ymmreg1	C4: rxb0_1: w_F 111:F0:mod ymmreg1 r/m	
mem to ymmreg1	C5: r_F 111:F0:mod ymmreg1 r/m	
VMOVDDUP — Move One Double-FP and Duplicate	1	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 011:12:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 011:12:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 011:12:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 011:12:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 111:12:11 ymmreg1 ymmreg2	
	, , , , ,	

Instruction and Format	Encoding	
mem to ymmreg1	C4: rxb0_1: w_F 111:12:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_ F 111:12:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 111:12:mod ymmreg1 r/m	
VMOVHLPS — Move Packed Single Precision Floating-Point	Values High to Low	
xmmreg2 and xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:12:11 xmmreg1 xmmreg3	
xmmreglo2 and xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:12:11 xmmreg1 xmmreglo3	
VMOVSHDUP — Move Packed Single-FP High and Duplicate		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:16:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 010:16:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 010:16:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 010:16:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:16:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 110:16:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 110:16:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 110:16:mod ymmreg1 r/m	
VMOVSLDUP — Move Packed Single-FP Low and Duplicate		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:12:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 010:12:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 010:12:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 010:12:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:12:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 110:12:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 110:12:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 110:12:mod ymmreg1 r/m	
VADDPD — Add Packed Double Precision Floating-Point Va	lues	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:58:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:58:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:58:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:58:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:58:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:58:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:58:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:58:mod ymmreg1 r/m	
VADDSD — Add Scalar Double Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:58:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:58:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:58:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5 r_xmmreglo2 011:58:mod xmmreg1 r/m	
VANDPD — Bitwise Logical AND of Packed Double Precision Floating-Point Values		

Instruction and Format	Encoding	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:54:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:54:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:54:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:54:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:54:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:54:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:54:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:54:mod ymmreg1 r/m	
VANDNPD — Bitwise Logical AND NOT of Packed Double Pr	ecision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:55:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:55:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:55:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:55:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:55:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:55:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:55:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:55:mod ymmreg1 r/m	
VCMPPD — Compare Packed Double Precision Floating-Poir	t Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:C2:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:C2:mod xmmreg1 r/m: imm	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:C2:11 xmmreg1 xmmreglo3: imm	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:C2:mod xmmreg1 r/m: imm	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:C2:11 ymmreg1 ymmreg3: imm	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:C2:mod ymmreg1 r/m: imm	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:C2:11 ymmreg1 ymmreglo3: imm	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:C2:mod ymmreg1 r/m: imm	
VCMPSD — Compare Scalar Double Precision Floating-Point	Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:C2:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:C2:mod xmmreg1 r/m: imm	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:C2:11 xmmreg1 xmmreglo3: imm	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:C2:mod xmmreg1 r/m: imm	
VCOMISD — Compare Scalar Ordered Double Precision Floating-Point Values and Set EFLAGS		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:2F:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:2F:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 001:2F:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:2F:mod xmmreg1 r/m	
VCVTDQ2PD— Convert Packed Dword Integers to Packed Double Precision FP Values		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:E6:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 010:E6:mod xmmreg1 r/m	
	•	

Instruction and Format	Encoding	
xmmreglo to xmmreg1	C5: r_F 010:E6:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 010:E6:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:E6:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 110:E6:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 110:E6:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 110:E6:mod ymmreg1 r/m	
VCVTDQ2PS— Convert Packed Dword Integers to Packed Sir	ngle Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:5B:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 000:5B:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 000:5B:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 000:5B:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:5B:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 100:5B:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 100:5B:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 100:5B:mod ymmreg1 r/m	
VCVTPD2DQ— Convert Packed Double Precision FP Values t	o Packed Dword Integers	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 011:E6:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 011:E6:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 011:E6:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 011:E6:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 111:E6:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 111:E6:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 111:E6:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 111:E6:mod ymmreg1 r/m	
VCVTPD2PS— Convert Packed Double Precision FP Values to	o Packed Single Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:5A:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:5A:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 001:5A:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:5A:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:5A:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 101:5A:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 101:5A:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 101:5A:mod ymmreg1 r/m	
VCVTPS2DQ— Convert Packed Single Precision FP Values to Packed Dword Integers		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:5B:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:5B:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 001:5B:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:5B:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:5B:11 ymmreg1 ymmreg2	

Instruction and Format	Encoding	
mem to ymmreg1	C4: rxb0_1: w_F 101:5B:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 101:5B:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 101:5B:mod ymmreg1 r/m	
VCVTPS2PD— Convert Packed Single Precision FP Values to	o Packed Double Precision FP Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:5A:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 000:5A:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 000:5A:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 000:5A:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:5A:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 100:5A:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 100:5A:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 100:5A:mod ymmreg1 r/m	
VCVTSD2SI— Convert Scalar Double Precision FP Value to S	igned Integer	
xmmreg1 to reg32	C4: rxb0_1: 0_F 011:2D:11 reg xmmreg1	
mem to reg32	C4: rxb0_1: 0_F 011:2D:mod reg r/m	
xmmreglo to reg32	C5: r_F 011:2D:11 reg xmmreglo	
mem to reg32	C5: r_F 011:2D:mod reg r/m	
ymmreg1 to reg64	C4: rxb0_1: 1_F 111:2D:11 reg ymmreg1	
mem to reg64	C4: rxb0_1: 1_F 111:2D:mod reg r/m	
VCVTSD2SS — Convert Scalar Double Precision FP Value to	Scalar Single Precision FP Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5A:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5A:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5A:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5A:mod xmmreg1 r/m	
VCVTSI2SD— Convert Signed Integer to Scalar Double Precision FP Value		
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 011:2A:11 xmmreg1 reg	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 011:2A:mod xmmreg1 r/m	
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 011:2A:11 xmmreg1 reglo	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:2A:mod xmmreg1 r/m	
ymmreg2 with reg to ymmreg1	C4: rxb0_1: 1 ymmreg2 111:2A:11 ymmreg1 reg	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: 1 ymmreg2 111:2A:mod ymmreg1 r/m	
VCVTSS2SD — Convert Scalar Single Precision FP Value to S	Scalar Double Precision FP Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5A:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5A:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5A:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5A:mod xmmreg1 r/m	
VCVTTPD2DQ— Convert with Truncation Packed Double Precision FP Values to Packed Dword Integers		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:E6:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:E6:mod xmmreg1 r/m	
<u>-</u>	<u> </u>	

Instruction and Format	Encoding	
xmmreglo to xmmreg1	C5: r_F 001:E6:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:E6:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:E6:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 101:E6:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 101:E6:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 101:E6:mod ymmreg1 r/m	
VCVTTPS2DQ— Convert with Truncation Packed Single Precision FP Values to Packed Dword Integers		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:5B:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 010:5B:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 010:5B:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 010:5B:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:5B:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 110:5B:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 110:5B:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 110:5B:mod ymmreg1 r/m	
VCVTTSD2SI— Convert with Truncation Scalar Double Precision FP Value to Signed Integer		
xmmreg1 to reg32	C4: rxb0_1: 0_F 011:2C:11 reg xmmreg1	
mem to reg32	C4: rxb0_1: 0_F 011:2C:mod reg r/m	
xmmreglo to reg32	C5: r_F 011:2C:11 reg xmmreglo	
mem to reg32	C5: r_F 011:2C:mod reg r/m	
xmmreg1 to reg64	C4: rxb0_1: 1_F 011:2C:11 reg xmmreg1	
mem to reg64	C4: rxb0_1: 1_F 011:2C:mod reg r/m	
VDIVPD — Divide Packed Double Precision Floating-Point	Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5E:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5E:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5E:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5E:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5E:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5E:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5E:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5E:mod ymmreg1 r/m	
VDIVSD — Divide Scalar Double Precision Floating-Point V	alues	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5E:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5E:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5E:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5E:mod xmmreg1 r/m	
VMASKMOVDQU— Store Selected Bytes of Double Quadword		
xmmreg1 to mem; xmmreg2 as mask	C4: rxb0_1: w_F 001:F7:11 r/m xmmreg1: xmmreg2	
xmmreg1 to mem; xmmreg2 as mask	C5: r_F 001:F7:11 r/m xmmreg1: xmmreg2	
	<del></del>	

Instruction and Format	Encoding	
VMAXPD — Return Maximum Packed Double Precision Float	ing-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5F:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5F:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5F:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5F:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5F:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5F:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5F:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5F:mod ymmreg1 r/m	
VMAXSD — Return Maximum Scalar Double Precision Floatin	ng-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5F:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5F:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5F:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5F:mod xmmreg1 r/m	
VMINPD — Return Minimum Packed Double Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5D:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5D:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5D:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5D:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5D:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5D:mod ymmreg1 r/m	
VMINSD — Return Minimum Scalar Double Precision Floating	g-Point Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5D:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5D:mod xmmreg1 r/m	
VMOVAPD — Move Aligned Packed Double Precision Floatin	g-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:28:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:28:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 001:28:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:28:mod xmmreg1 r/m	
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:29:11 xmmreg2 xmmreg1	
xmmreg1 to mem	C4: rxb0_1: w_F 001:29:mod r/m xmmreg1	
xmmreg1 to xmmreglo	C5: r_F 001:29:11 xmmreglo xmmreg1	
xmmreg1 to mem	C5: r_F 001:29:mod r/m xmmreg1	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:28:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 101:28:mod ymmreg1 r/m	

Instruction and Format	Encoding
ymmreglo to ymmreg1	C5: r_F 101:28:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:28:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:29:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 101:29:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 101:29:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 101:29:mod r/m ymmreg1
VMOVD — Move Doubleword	
reg32 to xmmreg1	C4: rxb0_1: 0_F 001:6E:11 xmmreg1 reg32
mem32 to xmmreg1	C4: rxb0_1: 0_F 001:6E:mod xmmreg1 r/m
reg32 to xmmreg1	C5: r_F 001:6E:11 xmmreg1 reg32
mem32 to xmmreg1	C5: r_F 001:6E:mod xmmreg1 r/m
xmmreg1 to reg32	C4: rxb0_1: 0_F 001:7E:11 reg32 xmmreg1
xmmreg1 to mem32	C4: rxb0_1: 0_F 001:7E:mod mem32 xmmreg1
xmmreglo to reg32	C5: r_F 001:7E:11 reg32 xmmreglo
xmmreglo to mem32	C5: r_F 001:7E:mod mem32 xmmreglo
VMOVQ — Move Quadword	
reg64 to xmmreg1	C4: rxb0_1: 1_F 001:6E:11 xmmreg1 reg64
mem64 to xmmreg1	C4: rxb0_1: 1_F 001:6E:mod xmmreg1 r/m
xmmreg1 to reg64	C4: rxb0_1: 1_F 001:7E:11 reg64 xmmreg1
xmmreg1 to mem64	C4: rxb0_1: 1_F 001:7E:mod r/m xmmreg1
VMOVDQA — Move Aligned Double Quadword	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:6F:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:6F:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:6F:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:6F:mod xmmreg1 r/m
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:7F:11 xmmreg2 xmmreg1
xmmreg1 to mem	C4: rxb0_1: w_F 001:7F:mod r/m xmmreg1
xmmreg1 to xmmreglo	C5: r_F 001:7F:11 xmmreglo xmmreg1
xmmreg1 to mem	C5: r_F 001:7F:mod r/m xmmreg1
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:6F:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:6F:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:6F:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:6F:mod ymmreg1 r/m
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:7F:11 ymmreg2 ymmreg1
ymmreg1 to mem	C4: rxb0_1: w_F 101:7F:mod r/m ymmreg1
ymmreg1 to ymmreglo	C5: r_F 101:7F:11 ymmreglo ymmreg1
ymmreg1 to mem	C5: r_F 101:7F:mod r/m ymmreg1
VMOVDQU — Move Unaligned Double Quadword	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 010:6F:11 xmmreg1 xmmreg2

Instruction and Format	Encoding	
mem to xmmreg1	C4: rxb0_1: w_F 010:6F:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 010:6F:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 010:6F:mod xmmreg1 r/m	
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 010:7F:11 xmmreg2 xmmreg1	
xmmreg1 to mem	C4: rxb0_1: w_F 010:7F:mod r/m xmmreg1	
xmmreg1 to xmmreglo	C5: r_F 010:7F:11 xmmreglo xmmreg1	
xmmreg1 to mem	C5: r_F 010:7F:mod r/m xmmreg1	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 110:6F:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 110:6F:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 110:6F:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 110:6F:mod ymmreg1 r/m	
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 110:7F:11 ymmreg2 ymmreg1	
ymmreg1 to mem	C4: rxb0_1: w_F 110:7F:mod r/m ymmreg1	
ymmreg1 to ymmreglo	C5: r_F 110:7F:11 ymmreglo ymmreg1	
ymmreg1 to mem	C5: r_F 110:7F:mod r/m ymmreg1	
VMOVHPD — Move High Packed Double Precision Floating-Point Value		
xmmreg1 and mem to xmmreg2	C4: rxb0_1: w xmmreg1 001:16:11 xmmreg2 r/m	
xmmreg1 and mem to xmmreglo2	C5: r_xmmreg1 001:16:11 xmmreglo2 r/m	
xmmreg1 to mem	C4: rxb0_1: w_F 001:17:mod r/m xmmreg1	
xmmreglo to mem	C5: r_F 001:17:mod r/m xmmreglo	
VMOVLPD — Move Low Packed Double Precision Floating-Po	pint Value	
xmmreg1 and mem to xmmreg2	C4: rxb0_1: w xmmreg1 001:12:11 xmmreg2 r/m	
xmmreg1 and mem to xmmreglo2	C5: r_xmmreg1 001:12:11 xmmreglo2 r/m	
xmmreg1 to mem	C4: rxb0_1: w_F 001:13:mod r/m xmmreg1	
xmmreglo to mem	C5: r_F 001:13:mod r/m xmmreglo	
VMOVMSKPD — Extract Packed Double Precision Floating-P	oint Sign Mask	
xmmreg2 to reg	C4: rxb0_1: w_F 001:50:11 reg xmmreg1	
xmmreglo to reg	C5: r_F 001:50:11 reg xmmreglo	
ymmreg2 to reg	C4: rxb0_1: w_F 101:50:11 reg ymmreg1	
ymmreglo to reg	C5: r_F 101:50:11 reg ymmreglo	
VMOVNTDQ — Store Double Quadword Using Non-Temporal	Hint	
xmmreg1 to mem	C4: rxb0_1: w_F 001:E7:11 r/m xmmreg1	
xmmreglo to mem	C5: r_F 001:E7:11 r/m xmmreglo	
ymmreg1 to mem	C4: rxb0_1: w_F 101:E7:11 r/m ymmreg1	
ymmreglo to mem	C5: r_F 101:E7:11 r/m ymmreglo	
VMOVNTPD — Store Packed Double Precision Floating-Point Values Using Non-Temporal Hint		
xmmreg1 to mem	C4: rxb0_1: w_F 001:2B:11 r/m xmmreg1	
xmmreglo to mem	C5: r_F 001:2B:11 r/m xmmreglo	
ymmreg1 to mem	C4: rxb0_1: w_F 101:2B:11r/m ymmreg1	

Instruction and Format	Encoding	
ymmreglo to mem	C5: r_F 101:2B:11r/m ymmreglo	
VMOVSD — Move Scalar Double Precision Floating-Po	int Value	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:10:11 xmmreg1 xmmreg3	
mem to xmmreg1	C4: rxb0_1: w_F 011:10:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:10:11 xmmreg1 xmmreglo3	
mem to xmmreg1	C5: r_F 011:10:mod xmmreg1 r/m	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:11:11 xmmreg1 xmmreg3	
xmmreg1 to mem	C4: rxb0_1: w_F 011:11:mod r/m xmmreg1	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:11:11 xmmreg1 xmmreglo3	
xmmreglo to mem	C5: r_F 011:11:mod r/m xmmreglo	
VMOVUPD — Move Unaligned Packed Double Precision	on Floating-Point Values	
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:10:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 001:10:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 001:10:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 001:10:mod xmmreg1 r/m	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:10:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 101:10:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 101:10:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 101:10:mod ymmreg1 r/m	
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 001:11:11 xmmreg2 xmmreg1	
xmmreg1 to mem	C4: rxb0_1: w_F 001:11:mod r/m xmmreg1	
xmmreg1 to xmmreglo	C5: r_F 001:11:11 xmmreglo xmmreg1	
xmmreg1 to mem	C5: r_F 001:11:mod r/m xmmreg1	
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 101:11:11 ymmreg2 ymmreg1	
ymmreg1 to mem	C4: rxb0_1: w_F 101:11:mod r/m ymmreg1	
ymmreg1 to ymmreglo	C5: r_F 101:11:11 ymmreglo ymmreg1	
ymmreg1 to mem	C5: r_F 101:11:mod r/m ymmreg1	
VMULPD — Multiply Packed Double Precision Floating	g-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:59:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:59:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:59:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:59:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:59:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:59:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:59:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:59:mod ymmreg1 r/m	
VMULSD — Multiply Scalar Double Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:59:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:59:mod xmmreg1 r/m	

Instruction and Format	Encoding	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:59:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:59:mod xmmreg1 r/m	
VORPD — Bitwise Logical OR of Double Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:56:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:56:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:56:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:56:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:56:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:56:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:56:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:56:mod ymmreg1 r/m	
VPACKSSWB— Pack with Signed Saturation		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:63:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:63:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:63:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:63:mod xmmreg1 r/m	
VPACKSSDW— Pack with Signed Saturation		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6B:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6B:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6B:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6B:mod xmmreg1 r/m	
VPACKUSWB— Pack with Unsigned Saturation		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:67:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:67:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:67:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:67:mod xmmreg1 r/m	
VPADDB — Add Packed Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FC:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FC:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FC:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FC:mod xmmreg1 r/m	
VPADDW — Add Packed Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FD:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FD:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FD:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FD:mod xmmreg1 r/m	
VPADDD — Add Packed Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FE:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FE:mod xmmreg1 r/m	

Instruction and Format	Encoding	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FE:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FE:mod xmmreg1 r/m	
VPADDQ — Add Packed Quadword Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D4:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D4:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D4:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D4:mod xmmreg1 r/m	
VPADDSB — Add Packed Signed Integers with Signed	Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EC:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EC:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EC:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EC:mod xmmreg1 r/m	
VPADDSW — Add Packed Signed Integers with Signed	Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:ED:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:ED:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:ED:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:ED:mod xmmreg1 r/m	
VPADDUSB — Add Packed Unsigned Integers with Un	signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DC:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DC:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DC:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DC:mod xmmreg1 r/m	
VPADDUSW — Add Packed Unsigned Integers with Un	signed Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DD:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DD:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DD:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DD:mod xmmreg1 r/m	
VPAND — Logical AND		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DB:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DB:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DB:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DB:mod xmmreg1 r/m	
VPANDN — Logical AND NOT		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DF:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DF:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DF:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DF:mod xmmreg1 r/m	
VPAVGB — Average Packed Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E0:11 xmmreg1 xmmreg3	
·		

Instruction and Format	Encoding
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E0:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E0:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E0:mod xmmreg1 r/m
VPAVGW — Average Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E3:mod xmmreg1 r/m
VPCMPEQB — Compare Packed Data for Equal	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:74:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:74:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:74:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:74:mod xmmreg1 r/m
VPCMPEQW — Compare Packed Data for Equal	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:75:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:75:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:75:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:75:mod xmmreg1 r/m
VPCMPEQD — Compare Packed Data for Equal	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:76:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:76:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:76:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:76:mod xmmreg1 r/m
VPCMPGTB — Compare Packed Signed Integers for Greater	Than
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:64:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:64:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:64:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:64:mod xmmreg1 r/m
VPCMPGTW — Compare Packed Signed Integers for Greater	Than
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:65:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:65:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:65:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:65:mod xmmreg1 r/m
VPCMPGTD — Compare Packed Signed Integers for Greater	Than
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:66:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:66:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:66:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:66:mod xmmreg1 r/m
VPEXTRW — Extract Word	<u>'</u>

Instruction and Format	Encoding	
xmmreg1 to reg using imm	C4: rxb0_1: 0_F 001:C5:11 reg xmmreg1: imm	
xmmreg1 to reg using imm	C5: r_F 001:C5:11 reg xmmreg1: imm	
VPINSRW — Insert Word		
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 001:C4:11 xmmreg1 reg: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 001:C4:mod xmmreg1 r/m: imm	
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 001:C4:11 xmmreg1 reglo: imm	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:C4:mod xmmreg1 r/m: imm	
VPMADDWD — Multiply and Add Packed Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F5:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F5:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F5:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F5:mod xmmreg1 r/m	
VPMAXSW — Maximum of Packed Signed Word Integers	·	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EE:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EE:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EE:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EE:mod xmmreg1 r/m	
VPMAXUB — Maximum of Packed Unsigned Byte Integer	s	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DE:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DE:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DE:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DE:mod xmmreg1 r/m	
VPMINSW — Minimum of Packed Signed Word Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EA:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EA:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EA:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EA:mod xmmreg1 r/m	
VPMINUB — Minimum of Packed Unsigned Byte Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:DA:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:DA:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:DA:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:DA:mod xmmreg1 r/m	
VPMOVMSKB — Move Byte Mask		
xmmreg1 to reg	C4: rxb0_1: w_F 001:D7:11 reg xmmreg1	
xmmreg1 to reg	C5: r_F 001:D7:11 reg xmmreg1	
VPMULHUW — Multiply Packed Unsigned Integers and St	ore High Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E4:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E4:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E4:11 xmmreg1 xmmreglo3	

Instruction and Format	Encoding	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E4:mod xmmreg1 r/m	
VPMULHW — Multiply Packed Signed Integers and Store High Result		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E5:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E5:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E5:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E5:mod xmmreg1 r/m	
VPMULLW — Multiply Packed Signed Integers and Store Lo	N Result	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D5:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D5:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D5:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D5:mod xmmreg1 r/m	
VPMULUDQ — Multiply Packed Unsigned Doubleword Integ	ers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F4:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F4:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F4:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F4:mod xmmreg1 r/m	
VPOR — Bitwise Logical OR		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EB:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EB:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EB:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EB:mod xmmreg1 r/m	
VPSADBW — Compute Sum of Absolute Differences		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F6:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F6:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F6:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F6:mod xmmreg1 r/m	
VPSHUFD — Shuffle Packed Doublewords		
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 001:70:11 xmmreg1 xmmreg2: imm	
mem to xmmreg1 using imm	C4: rxb0_1: w_F 001:70:mod xmmreg1 r/m: imm	
xmmreglo to xmmreg1 using imm	C5: r_F 001:70:11 xmmreg1 xmmreglo: imm	
mem to xmmreg1 using imm	C5: r_F 001:70:mod xmmreg1 r/m: imm	
VPSHUFHW — Shuffle Packed High Words		
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 010:70:11 xmmreg1 xmmreg2: imm	
mem to xmmreg1 using imm	C4: rxb0_1: w_F 010:70:mod xmmreg1 r/m: imm	
xmmreglo to xmmreg1 using imm	C5: r_F 010:70:11 xmmreg1 xmmreglo: imm	
mem to xmmreg1 using imm	C5: r_F 010:70:mod xmmreg1 r/m: imm	
VPSHUFLW — Shuffle Packed Low Words		
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 011:70:11 xmmreg1 xmmreg2: imm	
mem to xmmreg1 using imm	C4: rxb0_1: w_F 011:70:mod xmmreg1 r/m: imm	

Instruction and Format	Encoding
xmmreglo to xmmreg1 using imm	C5: r_F 011:70:11 xmmreg1 xmmreglo: imm
mem to xmmreg1 using imm	C5: r_F 011:70:mod xmmreg1 r/m: imm
VPSLLDQ — Shift Double Quadword Left Logical	
xmmreg2 to xmmreg1 using imm	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSLLW — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F1:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSLLD — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSLLQ — Shift Packed Data Left Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F3:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSRAW — Shift Packed Data Right Arithmetic	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E1:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSRAD — Shift Packed Data Right Arithmetic	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm

Instruction and Format	Encoding
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSRLDQ — Shift Double Quadword Right Logical	
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSRLW — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D1:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D1:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D1:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D1:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:71:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:71:11 xmmreg1 xmmreglo: imm
VPSRLD — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D2:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D2:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D2:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D2:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:72:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:72:11 xmmreg1 xmmreglo: imm
VPSRLQ — Shift Packed Data Right Logical	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D3:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D3:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D3:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D3:mod xmmreg1 r/m
xmmreg2 to xmmreg1 using imm8	C4: rxb0_1: w_F 001:73:11 xmmreg1 xmmreg2: imm
xmmreglo to xmmreg1 using imm8	C5: r_F 001:73:11 xmmreg1 xmmreglo: imm
VPSUBB — Subtract Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F8:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F8:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F8:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:F8:mod xmmreg1 r/m
VPSUBW — Subtract Packed Integers	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:F9:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:F9:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:F9:11 xmmreg1 xmmreglo3
xmmrelog2 with mem to xmmreg1	C5: r_xmmreglo2 001:F9:mod xmmreg1 r/m
VPSUBD — Subtract Packed Integers	·
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FA:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FA:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FA:11 xmmreg1 xmmreglo3

	T	
Instruction and Format	Encoding	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FA:mod xmmreg1 r/m	
VPSUBQ — Subtract Packed Quadword Integers		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:FB:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:FB:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:FB:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:FB:mod xmmreg1 r/m	
VPSUBSB — Subtract Packed Signed Integers with Signed S	aturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E8:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E8:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E8:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E8:mod xmmreg1 r/m	
VPSUBSW — Subtract Packed Signed Integers with Signed S	aturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:E9:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:E9:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:E9:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:E9:mod xmmreg1 r/m	
VPSUBUSB — Subtract Packed Unsigned Integers with Unsi	gned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D8:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D8:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D8:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D8:mod xmmreg1 r/m	
VPSUBUSW — Subtract Packed Unsigned Integers with Uns	gned Saturation	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:D9:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:D9:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:D9:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:D9:mod xmmreg1 r/m	
VPUNPCKHBW — Unpack High Data		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:68:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:68:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:68:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:68:mod xmmreg1 r/m	
VPUNPCKHWD — Unpack High Data		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:69:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:69:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:69:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:69:mod xmmreg1 r/m	
VPUNPCKHDQ — Unpack High Data		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6A:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6A:mod xmmreg1 r/m	
-	1 -	

Instruction and Format	Encoding
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6A:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6A:mod xmmreg1 r/m
VPUNPCKHQDQ — Unpack High Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6D:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6D:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6D:mod xmmreg1 r/m
VPUNPCKLBW — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:60:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:60:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:60:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:60:mod xmmreg1 r/m
VPUNPCKLWD — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:61:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:61:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:61:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:61:mod xmmreg1 r/m
VPUNPCKLDQ — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:62:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:62:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:62:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:62:mod xmmreg1 r/m
VPUNPCKLQDQ — Unpack Low Data	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:6C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:6C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:6C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:6C:mod xmmreg1 r/m
VPXOR — Logical Exclusive OR	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:EF:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:EF:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:EF:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:EF:mod xmmreg1 r/m
VSHUFPD — Shuffle Packed Double Precision Floating-Poir	nt Values
xmmreg2 with xmmreg3 to xmmreg1 using imm8	C4: rxb0_1: w xmmreg2 001:C6:11 xmmreg1 xmmreg3: imm
xmmreg2 with mem to xmmreg1 using imm8	C4: rxb0_1: w xmmreg2 001:C6:mod xmmreg1 r/m: imm
xmmreglo2 with xmmreglo3 to xmmreg1 using imm8	C5: r_xmmreglo2 001:C6:11 xmmreg1 xmmreglo3: imm
xmmreglo2 with mem to xmmreg1 using imm8	C5: r_xmmreglo2 001:C6:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1 using imm8	C4: rxb0_1: w ymmreg2 101:C6:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1 using imm8	C4: rxb0_1: w ymmreg2 101:C6:mod ymmreg1 r/m: imm
	•

Instruction and Format	Encoding
ymmreglo2 with ymmreglo3 to ymmreg1 using imm8	C5: r_ymmreglo2 101:C6:11 ymmreg1 ymmreglo3: imm
ymmreglo2 with mem to ymmreg1 using imm8	C5: r_ymmreglo2 101:C6:mod ymmreg1 r/m: imm
VSQRTPD — Compute Square Roots of Packed Double Prec	sion Floating-Point Values
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 001:51:11 xmmreg1 xmmreg2
mem to xmmreg1	C4: rxb0_1: w_F 001:51:mod xmmreg1 r/m
xmmreglo to xmmreg1	C5: r_F 001:51:11 xmmreg1 xmmreglo
mem to xmmreg1	C5: r_F 001:51:mod xmmreg1 r/m
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 101:51:11 ymmreg1 ymmreg2
mem to ymmreg1	C4: rxb0_1: w_F 101:51:mod ymmreg1 r/m
ymmreglo to ymmreg1	C5: r_F 101:51:11 ymmreg1 ymmreglo
mem to ymmreg1	C5: r_F 101:51:mod ymmreg1 r/m
VSQRTSD — Compute Square Root of Scalar Double Precision	on Floating-Point Value
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:51:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:51:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:51:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:51:mod xmmreg1 r/m
VSUBPD — Subtract Packed Double Precision Floating-Poin	t Values
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:5C:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:5C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:5C:mod ymmreg1 r/m
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:5C:11 ymmreg1 ymmreglo3
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:5C:mod ymmreg1 r/m
VSUBSD — Subtract Scalar Double Precision Floating-Point	Values
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 011:5C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 011:5C:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 011:5C:11 xmmreg1 xmmreglo3
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 011:5C:mod xmmreg1 r/m
VUCOMISD — Unordered Compare Scalar Double Precision F	loating-Point Values and Set EFLAGS
xmmreg2 with xmmreg1, set EFLAGS	C4: rxb0_1: w_F xmmreg1 001:2E:11 xmmreg2
mem with xmmreg1, set EFLAGS	C4: rxb0_1: w_F xmmreg1 001:2E:mod r/m
xmmreglo with xmmreg1, set EFLAGS	C5: r_F xmmreg1 001:2E:11 xmmreglo
mem with xmmreg1, set EFLAGS	C5: r_F xmmreg1 001:2E:mod r/m
VUNPCKHPD — Unpack and Interleave High Packed Double	Precision Floating-Point Values
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:15:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:15:mod xmmreg1 r/m
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:15:11 xmmreg1 xmmreglo3
	<u> </u>

Instruction and Format	Encoding	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:15:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:15:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:15:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:15:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:15:mod ymmreg1 r/m	
VUNPCKHPS — Unpack and Interleave High Packed Single P	recision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:15:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:15:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:15:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:15:mod ymmreg1 r/m	
VUNPCKLPD — Unpack and Interleave Low Packed Double F	Precision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:14:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:14:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:14:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:14:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:14:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:14:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:14:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:14:mod ymmreg1 r/m	
VUNPCKLPS — Unpack and Interleave Low Packed Single Pr	ecision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:14:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:14:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:14:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:14:mod ymmreg1 r/m	
VXORPD — Bitwise Logical XOR for Double Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 001:57:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 001:57:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 001:57:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 001:57:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 101:57:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 101:57:mod ymmreg1 r/m	

Instruction and Format	Encoding	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 101:57:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 101:57:mod ymmreg1 r/m	
VADDPS — Add Packed Single Precision Floating-Point Value	es	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:58:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:58:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:58:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:58:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:58:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:58:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:58:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:58:mod ymmreg1 r/m	
VADDSS — Add Scalar Single Precision Floating-Point Values	3	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:58:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:58:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:58:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:58:mod xmmreg1 r/m	
VANDPS — Bitwise Logical AND of Packed Single Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:54:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:54:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:54:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:54:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:54:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:54:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:54:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:54:mod ymmreg1 r/m	
VANDNPS — Bitwise Logical AND NOT of Packed Single Pred	ision Floating-Point Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:55:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:55:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:55:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:55:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:55:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:55:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:55:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:55:mod ymmreg1 r/m	
VCMPPS — Compare Packed Single Precision Floating-Point	Values	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:C2:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:C2:mod xmmreg1 r/m: imm	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:C2:11 xmmreg1 xmmreglo3: imm	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:C2:mod xmmreg1 r/m: imm	
	_	

Instruction and Format	Encoding	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:C2:11 ymmreg1 ymmreg3: imm	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:C2:mod ymmreg1 r/m: imm	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:C2:11 ymmreg1 ymmreglo3: imm	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:C2:mod ymmreg1 r/m: imm	
VCMPSS — Compare Scalar Single Precision Floating-Point V	alues	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:C2:11 xmmreg1 xmmreg3: imm	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:C2:mod xmmreg1 r/m: imm	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:C2:11 xmmreg1 xmmreglo3: imm	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:C2:mod xmmreg1 r/m: imm	
VCOMISS — Compare Scalar Ordered Single Precision Floatin	g-Point Values and Set EFLAGS	
xmmreg2 with xmmreg1	C4: rxb0_1: w_F 000:2F:11 xmmreg1 xmmreg2	
mem with xmmreg1	C4: rxb0_1: w_F 000:2F:mod xmmreg1 r/m	
xmmreglo with xmmreg1	C5: r_F 000:2F:11 xmmreg1 xmmreglo	
mem with xmmreg1	C5: r_F 000:2F:mod xmmreg1 r/m	
VCVTSI2SS — Convert Signed Integer to Scalar Single Precision FP Value		
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 0 xmmreg2 010:2A:11 xmmreg1 reg	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 0 xmmreg2 010:2A:mod xmmreg1 r/m	
xmmreglo2 with reglo to xmmreg1	C5: r_xmmreglo2 010:2A:11 xmmreg1 reglo	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:2A:mod xmmreg1 r/m	
xmmreg2 with reg to xmmreg1	C4: rxb0_1: 1 xmmreg2 010:2A:11 xmmreg1 reg	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: 1 xmmreg2 010:2A:mod xmmreg1 r/m	
$\label{eq:VCVTSS2SI}  \textbf{Convert Scalar Single Precision FP Value to Signature}                                                                                                                                                                                                                                                                                                                                       $	gned Integer	
xmmreg1 to reg	C4: rxb0_1: 0_F 010:2D:11 reg xmmreg1	
mem to reg	C4: rxb0_1: 0_F 010:2D:mod reg r/m	
xmmreglo to reg	C5: r_F 010:2D:11 reg xmmreglo	
mem to reg	C5: r_F 010:2D:mod reg r/m	
xmmreg1 to reg	C4: rxb0_1: 1_F 010:2D:11 reg xmmreg1	
mem to reg	C4: rxb0_1: 1_F 010:2D:mod reg r/m	
$\label{lem:convert} \textbf{VCVTTSS2SI} - \textbf{Convert with Truncation Scalar Single Precise}$	ion FP Value to Signed Integer	
xmmreg1 to reg	C4: rxb0_1: 0_F 010:2C:11 reg xmmreg1	
mem to reg	C4: rxb0_1: 0_F 010:2C:mod reg r/m	
xmmreglo to reg	C5: r_F 010:2C:11 reg xmmreglo	
mem to reg	C5: r_F 010:2C:mod reg r/m	
xmmreg1 to reg	C4: rxb0_1: 1_F 010:2C:11 reg xmmreg1	
mem to reg	C4: rxb0_1: 1_F 010:2C:mod reg r/m	
VDIVPS — Divide Packed Single Precision Floating-Point Val	ues	
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5E:11 xmmreg1 xmmreg3	
	200055	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5E:mod xmmreg1 r/m	

Instruction and Format	Encoding	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5E:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5E:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5E:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5E:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5E:mod ymmreg1 r/m	
VDIVSS — Divide Scalar Single Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5E:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5E:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5E:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5E:mod xmmreg1 r/m	
VLDMXCSR — Load MXCSR Register		
mem to MXCSR reg	C4: rxb0_1: w_F 000:AEmod 011 r/m	
mem to MXCSR reg	C5: r_F 000:AEmod 011 r/m	
VMAXPS — Return Maximum Packed Single Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5F:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5F:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5F:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5F:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5F:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5F:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5F:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5F:mod ymmreg1 r/m	
VMAXSS — Return Maximum Scalar Single Precision Floating-Point Value		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5F:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5F:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5F:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5F:mod xmmreg1 r/m	
VMINPS — Return Minimum Packed Single Precision Floating-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5D:mod xmmreg1 r/m	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5D:mod xmmreg1 r/m	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5D:11 ymmreg1 ymmreg3	
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5D:mod ymmreg1 r/m	
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5D:11 ymmreg1 ymmreglo3	
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5D:mod ymmreg1 r/m	
VMINSS — Return Minimum Scalar Single Precision Floating-Point Value		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:5D:11 xmmreg1 xmmreg3	
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5D:mod xmmreg1 r/m	
1		

Instruction and Format	Encoding	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5D:11 xmmreg1 xmmreglo3	
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5D:mod xmmreg1 r/m	
VMOVAPS— Move Aligned Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:28:11 xmmreg1 xmmreg2	
mem to xmmreg1	C4: rxb0_1: w_F 000:28:mod xmmreg1 r/m	
xmmreglo to xmmreg1	C5: r_F 000:28:11 xmmreg1 xmmreglo	
mem to xmmreg1	C5: r_F 000:28:mod xmmreg1 r/m	
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 000:29:11 xmmreg2 xmmreg1	
xmmreg1 to mem	C4: rxb0_1: w_F 000:29:mod r/m xmmreg1	
xmmreg1 to xmmreglo	C5: r_F 000:29:11 xmmreglo xmmreg1	
xmmreg1 to mem	C5: r_F 000:29:mod r/m xmmreg1	
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:28:11 ymmreg1 ymmreg2	
mem to ymmreg1	C4: rxb0_1: w_F 100:28:mod ymmreg1 r/m	
ymmreglo to ymmreg1	C5: r_F 100:28:11 ymmreg1 ymmreglo	
mem to ymmreg1	C5: r_F 100:28:mod ymmreg1 r/m	
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 100:29:11 ymmreg2 ymmreg1	
ymmreg1 to mem	C4: rxb0_1: w_F 100:29:mod r/m ymmreg1	
ymmreg1 to ymmreglo	C5: r_F 100:29:11 ymmreglo ymmreg1	
ymmreg1 to mem	C5: r_F 100:29:mod r/m ymmreg1	
VMOVHPS — Move High Packed Single Precision Floating-Point Values		
xmmreg1 with mem to xmmreg2	C4: rxb0_1: w xmmreg1 000:16:mod xmmreg2 r/m	
xmmreg1 with mem to xmmreglo2	C5: r_xmmreg1 000:16:mod xmmreglo2 r/m	
xmmreg1 to mem	C4: rxb0_1: w_F 000:17:mod r/m xmmreg1	
xmmreglo to mem	C5: r_F 000:17:mod r/m xmmreglo	
VMOVLHPS — Move Packed Single Precision Floating-Point Values Low to High		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:16:11 xmmreg1 xmmreg3	
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:16:11 xmmreg1 xmmreglo3	
VMOVLPS — Move Low Packed Single Precision Floating-Point Values		
xmmreg1 with mem to xmmreg2	C4: rxb0_1: w xmmreg1 000:12:mod xmmreg2 r/m	
xmmreg1 with mem to xmmreglo2	C5: r_xmmreg1 000:12:mod xmmreglo2 r/m	
xmmreg1 to mem	C4: rxb0_1: w_F 000:13:mod r/m xmmreg1	
xmmreglo to mem	C5: r_F 000:13:mod r/m xmmreglo	
VMOVMSKPS — Extract Packed Single Precision Floating-Point Sign Mask		
xmmreg2 to reg	C4: rxb0_1: w_F 000:50:11 reg xmmreg2	
xmmreglo to reg	C5: r_F 000:50:11 reg xmmreglo	
ymmreg2 to reg	C4: rxb0_1: w_F 100:50:11 reg ymmreg2	
ymmreglo to reg	C5: r_F 100:50:11 reg ymmreglo	
VMOVNTPS — Store Packed Single Precision Floating-Point Values Using Non-Temporal Hint		
xmmreg1 to mem	C4: rxb0_1: w_F 000:2B:mod r/m xmmreg1	
	·	

Instruction and Format	Encoding		
xmmreglo to mem	C5: r_F 000:2B:mod r/m xmmreglo		
ymmreg1 to mem	C4: rxb0_1: w_F 100:2B:mod r/m ymmreg1		
ymmreglo to mem	C5: r_F 100:2B:mod r/m ymmreglo		
VMOVSS — Move Scalar Single Precision Floating-Point Value	Jes		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:10:11 xmmreg1 xmmreg3		
mem to xmmreg1	C4: rxb0_1: w_F 010:10:mod xmmreg1 r/m		
xmmreg2 with xmmreg3 to xmmreg1	C5: r_xmmreg2 010:10:11 xmmreg1 xmmreg3		
mem to xmmreg1	C5: r_F 010:10:mod xmmreg1 r/m		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:11:11 xmmreg1 xmmreg3		
xmmreg1 to mem	C4: rxb0_1: w_F 010:11:mod r/m xmmreg1		
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:11:11 xmmreg1 xmmreglo3		
xmmreglo to mem	C5: r_F 010:11:mod r/m xmmreglo		
VMOVUPS— Move Unaligned Packed Single Precision Floati	ng-Point Values		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:10:11 xmmreg1 xmmreg2		
mem to xmmreg1	C4: rxb0_1: w_F 000:10:mod xmmreg1 r/m		
xmmreglo to xmmreg1	C5: r_F 000:10:11 xmmreg1 xmmreglo		
mem to xmmreg1	C5: r_F 000:10:mod xmmreg1 r/m		
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:10:11 ymmreg1 ymmreg2		
mem to ymmreg1	C4: rxb0_1: w_F 100:10:mod ymmreg1 r/m		
ymmreglo to ymmreg1	C5: r_F 100:10:11 ymmreg1 ymmreglo		
mem to ymmreg1	C5: r_F 100:10:mod ymmreg1 r/m		
xmmreg1 to xmmreg2	C4: rxb0_1: w_F 000:11:11 xmmreg2 xmmreg1		
xmmreg1 to mem	C4: rxb0_1: w_F 000:11:mod r/m xmmreg1		
xmmreg1 to xmmreglo	C5: r_F 000:11:11 xmmreglo xmmreg1		
xmmreg1 to mem	C5: r_F 000:11:mod r/m xmmreg1		
ymmreg1 to ymmreg2	C4: rxb0_1: w_F 100:11:11 ymmreg2 ymmreg1		
ymmreg1 to mem	C4: rxb0_1: w_F 100:11:mod r/m ymmreg1		
ymmreg1 to ymmreglo	C5: r_F 100:11:11 ymmreglo ymmreg1		
ymmreg1 to mem	C5: r_F 100:11:mod r/m ymmreg1		
VMULPS — Multiply Packed Single Precision Floating-Point	Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:59:11 xmmreg1 xmmreg3		
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:59:mod xmmreg1 r/m		
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:59:11 xmmreg1 xmmreglo3		
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:59:mod xmmreg1 r/m		
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:59:11 ymmreg1 ymmreg3		
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:59:mod ymmreg1 r/m		
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:59:11 ymmreg1 ymmreglo3		
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:59:mod ymmreg1 r/m		
VMULSS — Multiply Scalar Single Precision Floating-Point Values			

Instruction and Format	Encoding		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:59:11 xmmreg1 xmmreg3		
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:59:mod xmmreg1 r/m		
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:59:11 xmmreg1 xmmreglo3		
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:59:mod xmmreg1 r/m		
VORPS — Bitwise Logical OR of Single Precision Floating	ng-Point Values		
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:56:11 xmmreg1 xmmreg3		
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:56:mod xmmreg1 r/m		
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:56:11 xmmreg1 xmmreglo3		
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:56:mod xmmreg1 r/m		
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:56:11 ymmreg1 ymmreg3		
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:56:mod ymmreg1 r/m		
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:56:11 ymmreg1 ymmreglo3		
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:56:mod ymmreg1 r/m		
VRCPPS — Compute Reciprocals of Packed Single Preci	ision Floating-Point Values		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:53:11 xmmreg1 xmmreg2		
mem to xmmreg1	C4: rxb0_1: w_F 000:53:mod xmmreg1 r/m		
xmmreglo to xmmreg1	C5: r_F 000:53:11 xmmreg1 xmmreglo		
mem to xmmreg1	C5: r_F 000:53:mod xmmreg1 r/m		
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:53:11 ymmreg1 ymmreg2		
mem to ymmreg1	C4: rxb0_1: w_F 100:53:mod ymmreg1 r/m		
ymmreglo to ymmreg1	C5: r_F 100:53:11 ymmreg1 ymmreglo		
mem to ymmreg1	C5: r_F 100:53:mod ymmreg1 r/m		
VRCPSS — Compute Reciprocal of Scalar Single Precision Floating-Point Values			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:53:11 xmmreg1 xmmreg3		
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:53:mod xmmreg1 r/m		
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:53:11 xmmreg1 xmmreglo3		
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:53:mod xmmreg1 r/m		
VRSQRTPS — Compute Reciprocals of Square Roots of	Packed Single Precision Floating-Point Values		
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:52:11 xmmreg1 xmmreg2		
mem to xmmreg1	C4: rxb0_1: w_F 000:52:mod xmmreg1 r/m		
xmmreglo to xmmreg1	C5: r_F 000:52:11 xmmreg1 xmmreglo		
mem to xmmreg1	C5: r_F 000:52:mod xmmreg1 r/m		
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:52:11 ymmreg1 ymmreg2		
mem to ymmreg1	C4: rxb0_1: w_F 100:52:mod ymmreg1 r/m		
ymmreglo to ymmreg1	C5: r_F 100:52:11 ymmreg1 ymmreglo		
mem to ymmreg1	C5: r_F 100:52:mod ymmreg1 r/m		
VRSQRTSS — Compute Reciprocal of Square Root of Scalar Single Precision Floating-Point Value			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:52:11 xmmreg1 xmmreg3		
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:52:mod xmmreg1 r/m		

Instruction and Format	Encoding			
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:52:11 xmmreg1 xmmreglo3			
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:52:mod xmmreg1 r/m			
VSHUFPS — Shuffle Packed Single Precision Floating-Point \	Values			
xmmreg2 with xmmreg3 to xmmreg1, imm8	C4: rxb0_1: w xmmreg2 000:C6:11 xmmreg1 xmmreg3: imm			
xmmreg2 with mem to xmmreg1, imm8	C4: rxb0_1: w xmmreg2 000:C6:mod xmmreg1 r/m: imm			
xmmreglo2 with xmmreglo3 to xmmreg1, imm8	C5: r_xmmreglo2 000:C6:11 xmmreg1 xmmreglo3: imm			
xmmreglo2 with mem to xmmreg1, imm8	C5: r_xmmreglo2 000:C6:mod xmmreg1 r/m: imm			
ymmreg2 with ymmreg3 to ymmreg1, imm8	C4: rxb0_1: w ymmreg2 100:C6:11 ymmreg1 ymmreg3: imm			
ymmreg2 with mem to ymmreg1, imm8	C4: rxb0_1: w ymmreg2 100:C6:mod ymmreg1 r/m: imm			
ymmreglo2 with ymmreglo3 to ymmreg1, imm8	C5: r_ymmreglo2 100:C6:11 ymmreg1 ymmreglo3: imm			
ymmreglo2 with mem to ymmreg1, imm8	C5: r_ymmreglo2 100:C6:mod ymmreg1 r/m: imm			
VSQRTPS — Compute Square Roots of Packed Single Precisi	on Floating-Point Values			
xmmreg2 to xmmreg1	C4: rxb0_1: w_F 000:51:11 xmmreg1 xmmreg2			
mem to xmmreg1	C4: rxb0_1: w_F 000:51:mod xmmreg1 r/m			
xmmreglo to xmmreg1	C5: r_F 000:51:11 xmmreg1 xmmreglo			
mem to xmmreg1	C5: r_F 000:51:mod xmmreg1 r/m			
ymmreg2 to ymmreg1	C4: rxb0_1: w_F 100:51:11 ymmreg1 ymmreg2			
mem to ymmreg1	C4: rxb0_1: w_F 100:51:mod ymmreg1 r/m			
ymmreglo to ymmreg1	C5: r_F 100:51:11 ymmreg1 ymmreglo			
mem to ymmreg1	C5: r_F 100:51:mod ymmreg1 r/m			
VSQRTSS — Compute Square Root of Scalar Single Precision	Floating-Point Value			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 010:51:11 xmmreg1 xmmreg3			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:51:mod xmmreg1 r/m			
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:51:11 xmmreg1 xmmreglo3			
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:51:mod xmmreg1 r/m			
VSTMXCSR — Store MXCSR Register State				
MXCSR to mem	C4: rxb0_1: w_F 000:AE:mod 011 r/m			
MXCSR to mem	C5: r_F 000:AE:mod 011 r/m			
VSUBPS — Subtract Packed Single Precision Floating-Point Values				
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:5C:11 xmmreg1 xmmreg3			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:5C:mod xmmreg1 r/m			
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:5C:11 xmmreg1 xmmreglo3			
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:5C:mod xmmreg1 r/m			
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:5C:11 ymmreg1 ymmreg3			
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:5C:mod ymmreg1 r/m			
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:5C:11 ymmreg1 ymmreglo3			
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:5C:mod ymmreg1 r/m			
VSUBSS — Subtract Scalar Single Precision Floating-Point Values				

Instruction and Format	Encoding			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 010:5C:mod xmmreg1 r/m			
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 010:5C:11 xmmreg1 xmmreglo3			
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 010:5C:mod xmmreg1 r/m			
VUCOMISS — Unordered Compare Scalar Single Precision Flo	vating-Point Values and Set EFLAGS			
xmmreg2 with xmmreg1	C4: rxb0_1: w_F 000:2E:11 xmmreg1 xmmreg2			
mem with xmmreg1	C4: rxb0_1: w_F 000:2E:mod xmmreg1 r/m			
xmmreglo with xmmreg1	C5: r_F 000:2E:11 xmmreg1 xmmreglo			
mem with xmmreg1	C5: r_F 000:2E:mod xmmreg1 r/m			
UNPCKHPS — Unpack and Interleave High Packed Single Pro	ecision Floating-Point Values			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:15mod xmmreg1 r/m			
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3			
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:15mod ymmreg1 r/m			
UNPCKLPS — Unpack and Interleave Low Packed Single Pre	cision Floating-Point Value			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:14mod xmmreg1 r/m			
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3			
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:14mod ymmreg1 r/m			
VXORPS — Bitwise Logical XOR for Single Precision Floating	-Point Values			
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_1: w xmmreg2 000:57:11 xmmreg1 xmmreg3			
xmmreg2 with mem to xmmreg1	C4: rxb0_1: w xmmreg2 000:57:mod xmmreg1 r/m			
xmmreglo2 with xmmreglo3 to xmmreg1	C5: r_xmmreglo2 000:57:11 xmmreg1 xmmreglo3			
xmmreglo2 with mem to xmmreg1	C5: r_xmmreglo2 000:57:mod xmmreg1 r/m			
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_1: w ymmreg2 100:57:11 ymmreg1 ymmreg3			
ymmreg2 with mem to ymmreg1	C4: rxb0_1: w ymmreg2 100:57:mod ymmreg1 r/m			
ymmreglo2 with ymmreglo3 to ymmreg1	C5: r_ymmreglo2 100:57:11 ymmreg1 ymmreglo3			
ymmreglo2 with mem to ymmreg1	C5: r_ymmreglo2 100:57:mod ymmreg1 r/m			
VBROADCAST —Load with Broadcast				
mem to xmmreg1	C4: rxb0_2: 0_F 001:18:mod xmmreg1 r/m			
mem to ymmreg1	C4: rxb0_2: 0_F 101:18:mod ymmreg1 r/m			
mem to ymmreg1	C4: rxb0_2: 0_F 101:19:mod ymmreg1 r/m			
mem to ymmreg1	C4: rxb0_2: 0_F 101:1A:mod ymmreg1 r/m			
VEXTRACTF128 — Extract Packed Floating-Point Values				
ymmreg2 to xmmreg1, imm8	C4: rxb0_3: 0_F 001:19:11 xmmreg1 ymmreg2: imm			
ymmreg2 to mem, imm8	C4: rxb0_3: 0_F 001:19:mod r/m ymmreg2: imm			
VINSERTF128 — Insert Packed Floating-Point Values	VINSERTF128 — Insert Packed Floating-Point Values			
xmmreg3 and merge with ymmreg2 to ymmreg1, imm8	C4: rxb0_3: 0 ymmreg2101:18:11 ymmreg1 xmmreg3: imm			
mem and merge with ymmreg2 to ymmreg1, imm8	C4: rxb0_3: 0 ymmreg2 101:18:mod ymmreg1 r/m: imm			
VPERMILPD — Permute Double Precision Floating-Point Values				

Instruction and Format	Encoding
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0D:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0D:mod xmmreg1 r/m
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0D:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0D:mod ymmreg1 r/m
xmmreg2 to xmmreg1, imm	C4: rxb0_3: 0_F 001:05:11 xmmreg1 xmmreg2: imm
mem to xmmreg1, imm	C4: rxb0_3: 0_F 001:05:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1, imm	C4: rxb0_3: 0_F 101:05:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm	C4: rxb0_3: 0_F 101:05:mod ymmreg1 r/m: imm
VPERMILPS — Permute Single Precision Floating-Point Value	es
xmmreg2 with xmmreg3 to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0C:11 xmmreg1 xmmreg3
xmmreg2 with mem to xmmreg1	C4: rxb0_2: 0 xmmreg2 001:0C:mod xmmreg1 r/m
xmmreg2 to xmmreg1, imm	C4: rxb0_3: 0_F 001:04:11 xmmreg1 xmmreg2: imm
mem to xmmreg1, imm	C4: rxb0_3: 0_F 001:04:mod xmmreg1 r/m: imm
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0C:11 ymmreg1 ymmreg3
ymmreg2 with mem to ymmreg1	C4: rxb0_2: 0 ymmreg2 101:0C:mod ymmreg1 r/m
ymmreg2 to ymmreg1, imm	C4: rxb0_3: 0_F 101:04:11 ymmreg1 ymmreg2: imm
mem to ymmreg1, imm	C4: rxb0_3: 0_F 101:04:mod ymmreg1 r/m: imm
VPERM2F128 — Permute Floating-Point Values	
ymmreg2 with ymmreg3 to ymmreg1	C4: rxb0_3: 0 ymmreg2 101:06:11 ymmreg1 ymmreg3: imm
ymmreg2 with mem to ymmreg1	C4: rxb0_3: 0 ymmreg2 101:06:mod ymmreg1 r/m: imm
VTESTPD/VTESTPS — Packed Bit Test	
xmmreg2 to xmmreg1	C4: rxb0_2: 0_F 001:0E:11 xmmreg2 xmmreg1
mem to xmmreg1	C4: rxb0_2: 0_F 001:0E:mod xmmreg2 r/m
ymmreg2 to ymmreg1	C4: rxb0_2: 0_F 101:0E:11 ymmreg2 ymmreg1
mem to ymmreg1	C4: rxb0_2: 0_F 101:0E:mod ymmreg2 r/m
xmmreg2 to xmmreg1	C4: rxb0_2: 0_F 001:0F:11 xmmreg1 xmmreg2: imm
mem to xmmreg1	C4: rxb0_2: 0_F 001:0F:mod xmmreg1 r/m: imm
ymmreg2 to ymmreg1	C4: rxb0_2: 0_F 101:0F:11 ymmreg1 ymmreg2: imm
mem to ymmreg1	C4: rxb0_2: 0_F 101:0F:mod ymmreg1 r/m: imm

### **NOTES:**

1. The term "lo" refers to the lower eight registers, 0-7

#### FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS **B.17**

Table B-38 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

Table B-38. General Floating-Point Instruction Formats

	Instruction										
		First Byte Second Byte					Optiona	l Fields			
1	11011	OF	PA	1	m	od	1	OPB	r/m	s-i-b	disp
2	11011	٧	1F	OPA	m	od	OP	В	r/m	s-i-b	disp
3	11011	d	Р	OPA	1	1	OPB	R	ST(i)		
4	11011	0	0	1	1	1	1		OP		
5	11011	0	1	1	1	1	1		OP		
	15-11	10	9	8	7	6	5	4 3	2 1 0	•	
00 - 01 -	lemory Form – 32-bit real – 32-bit inte							nation OP Sou urce OP Desti			
10 -	- 64-bit real $ST(i) = Register stack element i$										

11 — 16-bit integer

P = Pop

0 — Do not pop stack

1 — Pop stack after operation

d = Destination

0 — Destination is ST(0)

1 — Destination is ST(i)

000 = Stack Top

001 = Second stack element

111 = Eighth stack element

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.

Table B-39 shows the formats and encodings of the floating-point instructions.

Table B-39. Floating-Point Instruction Formats and Encodings

Instruction and Format	Encoding
F2XM1 - Compute 2 <sup>ST(0)</sup> - 1	11011 001 : 1111 0000
FABS - Absolute Value	11011 001 : 1110 0001
FADD - Add	
ST(0) := ST(0) + 32-bit memory	11011 000 : mod 000 r/m
ST(0) := ST(0) + 64-bit memory	11011 100 : mod 000 r/m
ST(d) := ST(0) + ST(i)	11011 d00:11 000 ST(i)
FADDP - Add and Pop	
ST(0) := ST(0) + ST(i)	11011 110 : 11 000 ST(i)
FBLD – Load Binary Coded Decimal	11011 111 : mod 100 r/m
FBSTP - Store Binary Coded Decimal and Pop	11011 111 : mod 110 r/m
FCHS - Change Sign	11011 001 : 1110 0000
FCLEX - Clear Exceptions	11011 011 : 1110 0010
FCOM - Compare Real	

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
32-bit memory	11011 000 : mod 010 r/m
64-bit memory	11011 100 : mod 010 r/m
ST(i)	11011 000 : 11 010 ST(i)
FCOMP – Compare Real and Pop	
32-bit memory	11011 000 : mod 011 r/m
64-bit memory	11011 100 : mod 011 r/m
ST(i)	11011 000 : 11 011 ST(i)
FCOMPP - Compare Real and Pop Twice	11011 110:11 011 001
FCOMIP – Compare Real, Set EFLAGS, and Pop	11011 111 : 11 110 ST(i)
FCOS – Cosine of ST(0)	11011 001 : 1111 1111
FDECSTP - Decrement Stack-Top Pointer	11011 001 : 1111 0110
FDIV - Divide	
ST(0) := ST(0) ÷ 32-bit memory	11011 000 : mod 110 r/m
ST(0) := ST(0) ÷ 64-bit memory	11011 100 : mod 110 r/m
$ST(d) := ST(0) \div ST(i)$	11011 d00 : 1111 R ST(i)
FDIVP - Divide and Pop	
$ST(0) := ST(0) \div ST(i)$	11011 110:1111 1 ST(i)
FDIVR - Reverse Divide	
ST(0) := 32-bit memory ÷ ST(0)	11011 000 : mod 111 r/m
ST(0) := 64-bit memory ÷ ST(0)	11011 100 : mod 111 r/m
$ST(d) := ST(i) \div ST(0)$	11011 d00 : 1111 R ST(i)
FDIVRP - Reverse Divide and Pop	
$ST(0) := ST(i) \div ST(0)$	11011 110:1111 0 ST(i)
FFREE - Free ST(i) Register	11011 101 : 1100 0 ST(i)
FIADD - Add Integer	
ST(0) := ST(0) + 16-bit memory	11011 110: mod 000 r/m
ST(0) := ST(0) + 32-bit memory	11011 010 : mod 000 r/m
FICOM – Compare Integer	
16-bit memory	11011 110: mod 010 r/m
32-bit memory	11011 010 : mod 010 r/m
FICOMP – Compare Integer and Pop	
16-bit memory	11011 110: mod 011 r/m
32-bit memory	11011 010 : mod 011 r/m
FIDIV - Divide	
ST(0) := ST(0) ÷ 16-bit memory	11011 110: mod 110 r/m
ST(0) := ST(0) ÷ 32-bit memory	11011 010 : mod 110 r/m
FIDIVR - Reverse Divide	
ST(0) := 16-bit memory ÷ ST(0)	11011 110 : mod 111 r/m

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

ST(0) := 32-bit memory + ST(0)	Instruction and Format	Encoding
16-bit memory	ST(0) := 32-bit memory ÷ ST(0)	11011 010 : mod 111 r/m
32-bit memory 11011 111 :mod 101 r/m  FIMUL-Multiply  \$T(0) := \$T(0) \times \$1(0) \	FILD - Load Integer	
FIMUL - Multiply	16-bit memory	11011 111 : mod 000 r/m
FIMUL - Multiply	32-bit memory	11011 011 : mod 000 r/m
ST(0) := ST(0) × 16-bit memory	64-bit memory	11011 111 : mod 101 r/m
\$\text{ST(0)} \times \text{32-bit memory} \qquad \text{11011 010 : mod 001 r/m} \qquad \text{FINCSTP} - \text{Increment Stack Pointer} \qquad \text{11011 001 : 1111 0111} \qquad \text{FINT} - \text{Initialize Floating-Point Unit} \qquad \text{FIST} - \text{Store Integer} \qquad \text{11011 011 : mod 010 r/m} \qquad \text{32-bit memory} \qquad \text{11011 011 : mod 010 r/m} \qquad \text{32-bit memory} \qquad \text{11011 011 : mod 011 r/m} \qquad \text{32-bit memory} \qquad \text{11011 111 : mod 011 r/m} \qquad \text{32-bit memory} \qquad \text{11011 111 : mod 111 r/m} \qquad \text{32-bit memory} \qquad \text{11011 111 : mod 110 r/m} \qquad \text{32-bit memory} \qquad \text{11011 110 : mod 100 r/m} \qquad \text{51(0)} \text{57(0)} - \text{32-bit memory} \qquad \text{11011 101 : mod 100 r/m} \qquad \text{51(0)} \text{57(0)} - \text{32-bit memory} \qquad \text{11011 101 : mod 100 r/m} \qquad \text{51(0)} \text{57(0)} - \text{32-bit memory} - \text{57(0)} \qquad \text{11011 101 : mod 101 r/m} \qquad \text{51(0)} \qq	FIMUL- Multiply	
FINCSTP - Increment Stack Pointer FINIT - Initialize Floating-Point Unit FIST - Store Integer  16-bit memory	$ST(0) := ST(0) \times 16$ -bit memory	11011 110 : mod 001 r/m
FINIT - Initialize Floating-Point Unit           FIST - Store Integer         16-bit memory         11011 111 : mod 010 r/m           32-bit memory         11011 011 : mod 010 r/m           FISTP - Store Integer and Pop           16-bit memory         11011 111 : mod 011 r/m           32-bit memory         11011 011 : mod 011 r/m           64-bit memory         11011 111 : mod 111 r/m           FISUB - Subtract           ST(0) - 16-bit memory         11011 110 : mod 100 r/m           FISUBR - Reverse Subtract           ST(0) := 32-bit memory - ST(0)         11011 110 : mod 101 r/m           FLD - Load Real           32-bit memory - ST(0)         11011 001 : mod 000 r/m           64-bit memory         11011 001 : mod 000 r/m           G-bit memory         11011 001 : mod 000 r/m           96-bit memory         11011 001 : mod 000 r/m           96-bit memory         11011 001 : mod 101 r/m           ST(0)         11011 001 : mod 101 r/m           FLDL - Load FLD Load FLD Environment         11011 001 : mod 101 r/m           FLDEN - Load Gontrol Word         11011 001 : mod 100 r/m           FLDEN - Load Log <sub>2</sub> (e) into ST(0)         11011 001 : mod 100 r/m	$ST(0) := ST(0) \times 32$ -bit memory	11011 010 : mod 001 r/m
FIST - Store Integer  16-bit memory  11011 111 : mod 010 r/m  32-bit memory  11011 011 : mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory  11011 111 : mod 011 r/m  32-bit memory  11011 111 : mod 011 r/m  32-bit memory  11011 111 : mod 011 r/m  64-bit memory  11011 111 : mod 111 r/m  FISUB - Subtract  ST(0) := ST(0) - 16-bit memory  11011 110 : mod 100 r/m  ST(0) := ST(0) - 32-bit memory  11011 010 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) := 16-bit memory - ST(0)  11011 110 : mod 101 r/m  ST(0) := 32-bit memory - ST(0)  11011 010 : mod 101 r/m  FLD - Load Real  32-bit memory  11011 001 : mod 000 r/m  80-bit memory  11011 011 : mod 000 r/m  ST(0) := 10 : mod 000 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod 000 r/m  11011 011 : mod 101 r/m  ST(0) := 10 : mod	FINCSTP - Increment Stack Pointer	11011 001 : 1111 0111
11-bit memory 11011 111: mod 010 r/m  32-bit memory 11011 011: mod 010 r/m  FISTP - Store Integer and Pop  16-bit memory 11011 111: mod 011 r/m  32-bit memory 11011 111: mod 011 r/m  64-bit memory 11011 111: mod 111 r/m  FISUB - Subtract  ST(0): = ST(0) - 16-bit memory 11011 100: mod 100 r/m  FISUBR - Reverse Subtract  ST(0): = 16-bit memory 11011 100: mod 100 r/m  FISUBR - Reverse Subtract  ST(0): = 32-bit memory - ST(0) 11011 100: mod 101 r/m  ST(0): = 32-bit memory - ST(0) 11011 100: mod 101 r/m  FLD - Load Real  32-bit memory 11011 001: mod 000 r/m  64-bit memory 11011 001: mod 000 r/m  80-bit memory 11011 101: mod 101 r/m  ST(0) 11011 001: 11000 ST(0)  FLD1 - Load +1.0 into ST(0) 11011 001: 1110 1000  FLDCW - Load Control Word 11011 001: mod 100 r/m  FLDEV - Load of SPU Environment 11011 001: mod 100 r/m  FLDL2 - Load log₂(1) into ST(0) 11011 001: 1110 1010  FLDL2 - Load log₂(1) into ST(0) 11011 001: 1110 1001  FLDL2 - Load σ into ST(0) 11011 001: 1110 1011  FLDL2 - Load π into ST(0) 11011 001: 1110 1011  FLDPI - Load π into ST(0) 11011 001: 1110 1011  FLDPI - Load π into ST(0) 11011 001: 1110 1011  FLDPI - Load π into ST(0) 11011 001: 1110 1011	FINIT - Initialize Floating-Point Unit	
### S2-bit memory = S7(0) ### S2-bit memory ### S2-bit memo	FIST - Store Integer	
FISTP - Store Integer and Pop	16-bit memory	11011 111 : mod 010 r/m
16-bit memory 11011 111: mod 011 r/m 32-bit memory 11011 011: mod 011 r/m 64-bit memory 11011 111: mod 111 r/m  FISUB - Subtract  ST(0):= ST(0) - 16-bit memory 11011 110: mod 100 r/m  ST(0):= ST(0) - 32-bit memory 11011 110: mod 100 r/m  FISUBR - Reverse Subtract  ST(0):= 16-bit memory - ST(0) 11011 110: mod 101 r/m  ST(0):= 32-bit memory - ST(0) 11011 010: mod 101 r/m  FLD - Load Real  32-bit memory 11011 001: mod 000 r/m 64-bit memory 11011 101: mod 000 r/m 80-bit memory 11011 011: mod 101 r/m  ST(i) FLD - Load + 1.0 into ST(0) 11011 001: 110 000  FLDEW - Load FPU Environment 11011 001: mod 100 r/m  FLDL2E - Load log <sub>2</sub> (e) into ST(0) 11011 001: 1110 1001  FLDL2T - Load log <sub>2</sub> (10) into ST(0) 11011 001: 1110 1100  FLDL2C - Load log <sub>2</sub> (2) into ST(0) 11011 001: 1110 1100  FLDLAT - Load r into ST(0) 11011 001: 1110 1100  FLDLAT - Load log <sub>2</sub> (2) into ST(0) 11011 001: 1110 1100  FLDLAT - Load log <sub>2</sub> (2) into ST(0) 11011 001: 1110 1100  FLDLAT - Load log <sub>2</sub> (2) into ST(0) 11011 001: 1110 1101  FLDLAT - Load r into ST(0) 11011 001: 1110 1101  FLDPI - Load π into ST(0) 11011 001: 1110 1101  FLDPI - Load π into ST(0) 11011 001: 1110 1101	32-bit memory	11011 011 : mod 010 r/m
32-bit memory 11011 011 : mod 011 r/m 64-bit memory 11011 111 : mod 111 r/m  FISUB - Subtract  ST(0) := ST(0) - 16-bit memory 11011 110 : mod 100 r/m  ST(0) := ST(0) - 32-bit memory 11011 010 : mod 100 r/m  FISUBR - Reverse Subtract  ST(0) := 16-bit memory - ST(0) 11011 110 : mod 101 r/m  ST(0) := 32-bit memory - ST(0) 11011 100 : mod 101 r/m  FID - Load Real  32-bit memory 11011 001 : mod 000 r/m  64-bit memory 11011 101 : mod 000 r/m  80-bit memory 11011 101 : mod 000 r/m  ST(i) 11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 001 : mod 101 r/m  FLDEW - Load Control Word 11011 001 : mod 101 r/m  FLDEW - Load FPU Environment 11011 001 : mod 100 r/m  FLDL2E - Load log <sub>2</sub> (e) into ST(0) 11011 001 : 1110 1010  FLDL2T - Load log <sub>2</sub> (10) into ST(0) 11011 001 : 1110 1001  FLDL2C - Load log <sub>2</sub> (2) into ST(0) 11011 001 : 1110 1001  FLDL3C - Load log <sub>2</sub> (2) into ST(0) 11011 001 : 1110 1101  FLDL3C - Load r into ST(0) 11011 001 : 1110 1101  FLDL3C - Load r into ST(0) 11011 001 : 1110 1101  FLDPI - Load π into ST(0) 11011 001 : 1110 1101  FLDPI - Load π into ST(0) 11011 001 : 1110 1101  FLDPI - Load π into ST(0) 11011 001 : 1110 1101  FLDZ - Load +0.0 into ST(0) 11011 001 : 1110 1110	FISTP – Store Integer and Pop	
FISUB - Subtract   ST(0) := ST(0) - 16-bit memory   11011 111 : mod 110 r/m	16-bit memory	11011 111 : mod 011 r/m
FISUB - Subtract           ST(0) := ST(0) - 16-bit memory         11011 110 : mod 100 r/m           ST(0) := ST(0) - 32-bit memory         11011 010 : mod 100 r/m           FISUBR - Reverse Subtract           ST(0) = 16-bit memory – ST(0)         11011 110 : mod 101 r/m           ST(0) = 32-bit memory – ST(0)         11011 010 : mod 101 r/m           FLD - Load Real           32-bit memory         11011 001 : mod 000 r/m           64-bit memory         11011 101 : mod 101 r/m           ST(i)         11011 001 : 11 000 ST(i)           FLD1 - Load + 1.0 into ST(0)         11011 001 : 1110 1000           FLDEW - Load Control Word         11011 001 : mod 101 r/m           FLDEW - Load FPU Environment         11011 001 : mod 100 r/m           FLDLZE - Load log <sub>2</sub> (e) into ST(0)         11011 001 : 1110 1010           FLDLZ - Load log <sub>2</sub> (10) into ST(0)         11011 001 : 1110 1100           FLDLQ - Load log <sub>2</sub> (2) into ST(0)         11011 001 : 1110 1101           FLDLA - Load log <sub>2</sub> (2) into ST(0)         11011 001 : 1110 1101           FLDLA - Load log <sub>2</sub> (2) into ST(0)         11011 001 : 1110 1101           FLDLA - Load + 0.0 into ST(0)         11011 001 : 1110 1110	32-bit memory	11011 011 : mod 011 r/m
ST(0) := ST(0) - 16-bit memory       11011 110 : mod 100 r/m         ST(0) := ST(0) - 32-bit memory       11011 010 : mod 100 r/m         FISUBR - Reverse Subtract         ST(0) := 16-bit memory - ST(0)       11011 110 : mod 101 r/m         ST(0) := 32-bit memory - ST(0)       11011 010 : mod 000 r/m         FLD - Load Real         32-bit memory       11011 001 : mod 000 r/m         64-bit memory       11011 101 : mod 000 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 1110 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : 1110 1000         FLDEW - Load Control Word       11011 001 : mod 100 r/m         FLDEW - Load log <sub>2</sub> (e) into ST(0)       11011 001 : 1110 1010         FLDL2E - Load log <sub>2</sub> (e) into ST(0)       11011 001 : 1110 1001         FLDL2C - Load log <sub>10</sub> (2) into ST(0)       11011 001 : 1110 1100         FLDLN2 - Load log <sub>10</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDLA - Load log <sub>10</sub> (2) into ST(0)       11011 001 : 1110 1011         FLDLA - Load + 0.0 into ST(0)       11011 001 : 1110 1110	64-bit memory	11011 111 : mod 111 r/m
ST(0) := ST(0) - 32-bit memory         FISUBR - Reverse Subtract         ST(0) := 16-bit memory – ST(0)       11011 110 : mod 101 r/m         ST(0) := 32-bit memory – ST(0)       11011 010 : mod 101 r/m         FLD - Load Real         32-bit memory       11011 101 : mod 000 r/m         64-bit memory       11011 101 : mod 000 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : mod 101 r/m         FLDEW - Load Control Word       11011 001 : mod 101 r/m         FLDEW - Load FPU Environment       11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (e) into ST(0)       11011 001 : 1110 1010         FLDL2E - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1100         FLDLQ2 - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDLN2 - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1110         FLDPI - Load π into ST(0)       11011 001 : 1110 1110         FLDLO2 - Load log <sub>2</sub> (0) into ST(0)       11011 001 : 1110 1110	FISUB - Subtract	
FISUBR - Reverse Subtract  ST(0) := 16-bit memory − ST(0)  ST(0) := 32-bit memory − ST(0)  11011 110 : mod 101 r/m  FLD - Load Real  32-bit memory  11011 001 : mod 000 r/m  64-bit memory  11011 011 : mod 000 r/m  80-bit memory  11011 011 : mod 101 r/m  ST(i)  FLD1 - Load +1.0 into ST(0)  11011 001 : 1110 1000  FLDCW - Load Control Word  FLDENV - Load FPU Environment  FLDL2E - Load log₂(ε) into ST(0)  FLDL2T - Load log₂(ε) into ST(0)  FLDL3T - Load log₂(10) into ST(0)  FLDL4D - Load log₂(2) into ST(0)  FLDL5T - Load log₂(2) into ST(0)  FLDL7 - Load log₂(2) into ST(0)  FLDL9T - Load log₂(2) into ST(0)  FLDL9T - Load log₂(2) into ST(0)  FLDL9T - Load log₂(2) into ST(0)  FLDL1 - Load rinto ST(0)  11011 001 : 1110 1101  FLDP1 - Load π into ST(0)  11011 001 : 1110 1101  FLDY - Load +0.0 into ST(0)  11011 001 : 1110 1110	ST(0) := ST(0) - 16-bit memory	11011 110 : mod 100 r/m
ST(0) := 16-bit memory – ST(0)       11011 110 : mod 101 r/m         ST(0) := 32-bit memory – ST(0)       11011 010 : mod 101 r/m         FLD - Load Real         32-bit memory       11011 001 : mod 000 r/m         64-bit memory       11011 101 : mod 101 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : 1110 1000         FLDCW - Load Control Word       11011 001 : mod 101 r/m         FLDENV - Load FPU Environment       11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (e) into ST(0)       11011 001 : 1110 1010         FLDL2T - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1100         FLDLO2 - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDN2 - Load nito ST(0)       11011 001 : 1110 1011         FLDPI - Load π into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	ST(0) := ST(0) - 32-bit memory	11011 010 : mod 100 r/m
ST(0) := 32-bit memory – ST(0)         FLD - Load Real         32-bit memory         11011 001 : mod 000 r/m         64-bit memory         11011 011 : mod 000 r/m         80-bit memory         11011 011 : mod 101 r/m         ST(i)         11011 001 : 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)         FLDEW - Load Control Word         11011 001 : mod 101 r/m         FLDEW - Load FPU Environment         11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (ε) into ST(0)         11011 001 : 1110 1010         FLDL2T - Load log <sub>2</sub> (2) into ST(0)         11011 001 : 1110 1100         FLDLN2 - Load log <sub>2</sub> (2) into ST(0)         11011 001 : 1110 1101         FLDPI - Load π into ST(0)         11011 001 : 1110 1101         FLDZ - Load +0.0 into ST(0)         11011 001 : 1110 1110	FISUBR - Reverse Subtract	
FLD - Load Real         32-bit memory       11011 001 : mod 000 r/m         64-bit memory       11011 011 : mod 101 r/m         80-bit memory       11011 011 : mod 101 r/m         ST(i)       11011 001 : 11 000 ST(i)         FLD1 - Load +1.0 into ST(0)       11011 001 : mod 101 r/m         FLDCW - Load Control Word       11011 001 : mod 101 r/m         FLDENV - Load FPU Environment       11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (e) into ST(0)       11011 001 : 1110 1010         FLDL2T - Load log <sub>2</sub> (10) into ST(0)       11011 001 : 1110 1001         FLDL0Z - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1100         FLDLN2 - Load log <sub>2</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDPI - Load π into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	ST(0) := 16-bit memory – ST(0)	11011 110 : mod 101 r/m
32-bit memory 11011 001 : mod 000 r/m 64-bit memory 11011 101 : mod 000 r/m 80-bit memory 11011 011 : mod 101 r/m  ST(i) 11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0) 11011 001 : 1110 1000  FLDCW - Load Control Word 11011 001 : mod 101 r/m  FLDENV - Load FPU Environment 11011 001 : mod 100 r/m  FLDL2E - Load log <sub>2</sub> (ε) into ST(0) 11011 001 : 1110 1010  FLDL2T - Load log <sub>2</sub> (10) into ST(0) 11011 001 : 1110 1001  FLDL3 - Load log <sub>6</sub> (2) into ST(0) 11011 001 : 1110 1100  FLDLN2 - Load log <sub>ε</sub> (2) into ST(0) 11011 001 : 1110 1101  FLDPI - Load π into ST(0) 11011 001 : 1110 1011  FLDPI - Load +0.0 into ST(0) 11011 001 : 1110 1110	ST(0) := 32-bit memory – ST(0)	11011 010 : mod 101 r/m
64-bit memory  80-bit memory  11011 1011: mod 101 r/m  ST(i)  11011 001: 11 000 ST(i)  FLD1 - Load +1.0 into ST(0)  11011 001: 1110 1000  FLDCW - Load Control Word  11011 001: mod 101 r/m  FLDENV - Load FPU Environment  11011 001: mod 100 r/m  FLDL2E - Load log <sub>2</sub> (ε) into ST(0)  11011 001: 1110 1010  FLDL2T - Load log <sub>2</sub> (10) into ST(0)  11011 001: 1110 1001  FLDLG2 - Load log <sub>10</sub> (2) into ST(0)  11011 001: 1110 1100  FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)  11011 001: 1110 1101  FLDPI - Load π into ST(0)  11011 001: 1110 1011  FLDPI - Load +0.0 into ST(0)  11011 001: 1110 1110	FLD - Load Real	
80-bit memory  ST(i)  11011 001 : 11 000 ST(i)  FLD1 - Load +1.0 into ST(0)  FLDCW - Load Control Word  11011 001 : 1110 1000  FLDENV - Load FPU Environment  11011 001 : mod 100 r/m  FLDL2E - Load log <sub>2</sub> (ε) into ST(0)  11011 001 : 1110 1001  FLDL2T - Load log <sub>2</sub> (10) into ST(0)  11011 001 : 1110 1001  FLDLQ2 - Load log <sub>10</sub> (2) into ST(0)  11011 001 : 1110 1100  FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)  11011 001 : 1110 1101  FLDPI - Load π into ST(0)  11011 001 : 1110 1011  FLDPI - Load +0.0 into ST(0)  11011 001 : 1110 1110	32-bit memory	11011 001 : mod 000 r/m
ST(i) $11011\ 001: 11\ 000\ ST(i)$ FLD1 - Load +1.0 into ST(0) $11011\ 001: 1110\ 1000$ FLDCW - Load Control Word $11011\ 001: mod\ 101\ r/m$ FLDENV - Load FPU Environment $11011\ 001: mod\ 100\ r/m$ FLDL2E - Load $log_2(\epsilon)$ into ST(0) $11011\ 001: 1110\ 1001$ FLDL2T - Load $log_2(10)$ into ST(0) $11011\ 001: 1110\ 1100$ FLDLQ2 - Load $log_{10}(2)$ into ST(0) $11011\ 001: 1110\ 1101$ FLDLN2 - Load $r$ into ST(0) $11011\ 001: 1110\ 1011$ FLDPI - Load $r$ into ST(0) $11011\ 001: 1110\ 1110$ FLDZ - Load +0.0 into ST(0) $11011\ 001: 1110\ 1110$	64-bit memory	11011 101 : mod 000 r/m
FLD1 - Load +1.0 into ST(0)       11011 001 : 1110 1000         FLDCW - Load Control Word       11011 001 : mod 101 r/m         FLDENV - Load FPU Environment       11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (ε) into ST(0)       11011 001 : 1110 1010         FLDL2T - Load log <sub>2</sub> (10) into ST(0)       11011 001 : 1110 1001         FLDLG2 - Load log <sub>10</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)       11011 001 : 1110 1011         FLDPI - Load π into ST(0)       11011 001 : 1110 1110         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	80-bit memory	11011 011 : mod 101 r/m
FLDCW - Load Control Word       11011 001 : mod 101 r/m         FLDENV - Load FPU Environment       11011 001 : mod 100 r/m         FLDL2E - Load log <sub>2</sub> (ε) into ST(0)       11011 001 : 1110 1010         FLDL2T - Load log <sub>2</sub> (10) into ST(0)       11011 001 : 1110 1001         FLDLQ2 - Load log <sub>10</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)       11011 001 : 1110 1011         FLDPI - Load π into ST(0)       11011 001 : 1110 1110         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	ST(i)	11011 001 : 11 000 ST(i)
FLDENV - Load FPU Environment $11011\ 001\ :mod\ 100\ r/m$ FLDL2E - Load $log_2(\epsilon)$ into ST(0) $11011\ 001\ :1110\ 1001$ FLDL2T - Load $log_2(10)$ into ST(0) $11011\ 001\ :1110\ 1001$ FLDLQ2 - Load $log_{10}(2)$ into ST(0) $11011\ 001\ :1110\ 1101$ FLDLN2 - Load $log_{\epsilon}(2)$ into ST(0) $11011\ 001\ :1110\ 1011$ FLDPI - Load $\pi$ into ST(0) $11011\ 001\ :1110\ 1110$ FLDZ - Load +0.0 into ST(0) $11011\ 001\ :1110\ 1110$	FLD1 - Load +1.0 into ST(0)	11011 001 : 1110 1000
FLDL2E - Load $log_2(\epsilon)$ into ST(0)       11011 001 : 1110 1010         FLDL2T - Load $log_2(10)$ into ST(0)       11011 001 : 1110 1001         FLDLG2 - Load $log_{10}(2)$ into ST(0)       11011 001 : 1110 1100         FLDLN2 - Load $log_{\epsilon}(2)$ into ST(0)       11011 001 : 1110 1011         FLDPI - Load $\pi$ into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	FLDCW - Load Control Word	11011 001 : mod 101 r/m
FLDL2T - Load $log_2(10)$ into ST(0)       11011 001 : 1110 1001         FLDLG2 - Load $log_{10}(2)$ into ST(0)       11011 001 : 1110 1100         FLDLN2 - Load $log_{\epsilon}(2)$ into ST(0)       11011 001 : 1110 1101         FLDPI - Load $\pi$ into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	FLDENV - Load FPU Environment	11011 001 : mod 100 r/m
FLDLG2 - Load $log_{10}(2)$ into ST(0)       11011 001 : 1110 1100         FLDLN2 - Load $log_{\epsilon}(2)$ into ST(0)       11011 001 : 1110 1101         FLDPI - Load $\pi$ into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	FLDL2E - Load $log_2(\varepsilon)$ into ST(0)	11011 001 : 1110 1010
FLDLN2 - Load log <sub>ε</sub> (2) into ST(0)       11011 001 : 1110 1101         FLDPI - Load π into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	FLDL2T - Load log <sub>2</sub> (10) into ST(0)	11011 001 : 1110 1001
FLDPI - Load π into ST(0)       11011 001 : 1110 1011         FLDZ - Load +0.0 into ST(0)       11011 001 : 1110 1110	FLDLG2 - Load log <sub>10</sub> (2) into ST(0)	11011 001 : 1110 1100
FLDZ - Load +0.0 into ST(0) 11011 001 : 1110 1110	FLDLN2 - Load log <sub>E</sub> (2) into ST(0)	11011 001 : 1110 1101
	FLDPI - Load $\pi$ into ST(0)	11011 001 : 1110 1011
FMUL - Multiply	FLDZ - Load +0.0 into ST(0)	11011 001 : 1110 1110
	FMUL - Multiply	

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding		
ST(0) := ST(0) × 32-bit memory 11011 000 : mod 001 r/m			
$ST(0) := ST(0) \times 64$ -bit memory	11011 100 : mod 001 r/m		
$ST(d) := ST(0) \times ST(i)$	11011 d00 : 1100 1 ST(i)		
FMULP - Multiply			
$ST(i) := ST(0) \times ST(i)$	11011 110 : 1100 1 ST(i)		
FNOP - No Operation	11011 001 : 1101 0000		
FPATAN - Partial Arctangent	11011 001 : 1111 0011		
FPREM - Partial Remainder	11011 001 : 1111 1000		
FPREM1 - Partial Remainder (IEEE)	11011 001 : 1111 0101		
FPTAN - Partial Tangent	11011 001 : 1111 0010		
FRNDINT – Round to Integer	11011 001 : 1111 1100		
FRSTOR - Restore FPU State	11011 101 : mod 100 r/m		
FSAVE - Store FPU State	11011 101 : mod 110 r/m		
FSCALE - Scale	11011 001 : 1111 1101		
FSIN - Sine	11011 001 : 1111 1110		
FSINCOS - Sine and Cosine	11011 001 : 1111 1011		
FSQRT - Square Root	11011 001 : 1111 1010		
FST - Store Real			
32-bit memory	11011 001 : mod 010 r/m		
64-bit memory	11011 101 : mod 010 r/m		
ST(i)	11011 101 : 11 010 ST(i)		
FSTCW - Store Control Word	11011 001 : mod 111 r/m		
FSTENV - Store FPU Environment	11011 001 : mod 110 r/m		
FSTP - Store Real and Pop			
32-bit memory	11011 001 : mod 011 r/m		
64-bit memory	11011 101 : mod 011 r/m		
80-bit memory	11011 011 : mod 111 r/m		
ST(i)	11011 101 : 11 011 ST(i)		
FSTSW - Store Status Word into AX	11011 111 : 1110 0000		
FSTSW - Store Status Word into Memory	11011 101 : mod 111 r/m		
FSUB - Subtract			
ST(0) := ST(0) - 32-bit memory	11011 000 : mod 100 r/m		
ST(0) := ST(0) - 64-bit memory	11011 100 : mod 100 r/m		
ST(d) := ST(0) - ST(i)	11011 d00:1110 R ST(i)		
FSUBP - Subtract and Pop			
ST(0) := ST(0) - ST(i)	11011 110 : 1110 1 ST(i)		
FSUBR - Reverse Subtract			
ST(0) := 32-bit memory - ST(0)	11011 000 : mod 101 r/m		

Table B-39. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
ST(0) := 64-bit memory - ST(0)	11011 100 : mod 101 r/m
ST(d) := ST(i) - ST(0)	11011 d00 : 1110 R ST(i)
FSUBRP - Reverse Subtract and Pop	
ST(i) := ST(i) - ST(0)	11011 110 : 1110 0 ST(i)
FTST - Test	11011 001 : 1110 0100
FUCOM - Unordered Compare Real	11011 101 : 1110 0 ST(i)
FUCOMP - Unordered Compare Real and Pop	11011 101 : 1110 1 ST(i)
FUCOMPP - Unordered Compare Real and Pop Twice	11011 010 : 1110 1001
FUCOMI – Unorderd Compare Real and Set EFLAGS	11011 011 : 11 101 ST(i)
FUCOMIP - Unorderd Compare Real, Set EFLAGS, and Pop	11011 111 : 11 101 ST(i)
FXAM - Examine	11011 001 : 1110 0101
FXCH - Exchange ST(0) and ST(i)	11011 001 : 1100 1 ST(i)
FXTRACT - Extract Exponent and Significand	11011 001 : 1111 0100
$FYL2X-ST(1)\timeslog_2(ST(0))$	11011 001 : 1111 0001
FYL2XP1 - ST(1) × log <sub>2</sub> (ST(0) + 1.0)	11011 001 : 1111 1001
FWAIT - Wait until FPU Ready	1001 1011 (same instruction as WAIT)

## **B.18 VMX INSTRUCTIONS**

Table B-40 describes virtual-machine extensions (VMX).

Table B-40. Encodings for VMX Instructions

Instruction and Format	Encoding		
INVEPT—Invalidate Cached EPT Mappings			
Descriptor m128 according to reg	01100110 00001111 00111000 10000000: mod reg r/m		
INVVPID—Invalidate Cached VPID Mappings			
Descriptor m128 according to reg	01100110 00001111 00111000 10000001: mod reg r/m		
VMCALL—Call to VM Monitor			
Call VMM: causes VM exit	00001111 00000001 11000001		
VMCLEAR—Clear Virtual-Machine Control Structure			
mem32:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m		
mem64:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m		
VMFUNC—Invoke VM Function			
Invoke VM function specified in EAX	00001111 00000001 11010100		
VMLAUNCH—Launch Virtual Machine			
Launch VM managed by Current_VMCS	00001111 00000001 11000010		
VMRESUME—Resume Virtual Machine			
Resume VM managed by Current_VMCS	00001111 00000001 11000011		
VMPTRLD—Load Pointer to Virtual-Machine Control Structure			
mem32 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m		

Table B-40. Encodings for VMX Instructions

Instruction and Format	Encoding			
mem64 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m			
VMPTRST—Store Pointer to Virtual-Machine Control Structure				
Current_VMCS_ptr to mem32	00001111 11000111: mod 111 r/m			
Current_VMCS_ptr to mem64	00001111 11000111: mod 111 r/m			
VMREAD—Read Field from Virtual-Machine Control Structur	e			
г32 (VMCS_fieldn) to г32	00001111 01111000: 11 reg2 reg1			
r32 (VMCS_fieldn) to mem32	00001111 01111000: mod r32 r/m			
г64 (VMCS_fieldn) to г64	00001111 01111000: 11 reg2 reg1			
r64 (VMCS_fieldn) to mem64	00001111 01111000: mod r64 r/m			
VMWRITE—Write Field to Virtual-Machine Control Structure				
r32 to r32 (VMCS_fieldn)	00001111 01111001: 11 reg1 reg2			
mem32 to r32 (VMCS_fieldn)	00001111 01111001: mod r32 r/m			
r64 to r64 (VMCS_fieldn)	00001111 01111001: 11 reg1 reg2			
mem64 to r64 (VMCS_fieldn)	00001111 01111001: mod r64 r/m			
VMXOFF—Leave VMX Operation				
Leave VMX.	00001111 00000001 11000100			
VMXON—Enter VMX Operation				
Enter VMX.	11110011 000011111 11000111: mod 110 r/m			

## **B.19 SMX INSTRUCTIONS**

Table B-38 describes Safer Mode extensions (VMX). **GETSEC leaf functions are selected by a valid value in EAX on input.** 

Table B-41. Encodings for SMX Instructions

Instruction and Format	Encoding
GETSEC—GETSEC leaf functions are selected by the value in EAX on input	
GETSEC[CAPABILITIES]	00001111 00110111 (EAX= 0)
GETSEC[ENTERACCS]	00001111 00110111 (EAX= 2)
GETSEC[EXITAC]	00001111 00110111 (EAX= 3)
GETSEC[SENTER]	00001111 00110111 (EAX= 4)
GETSEC[SEXIT]	00001111 00110111 (EAX= 5)
GETSEC[PARAMETERS]	00001111 00110111 (EAX= 6)
GETSEC[SMCTRL]	00001111 00110111 (EAX= 7)
GETSEC[WAKEUP]	00001111 00110111 (EAX= 8)

# APPENDIX C INTEL® C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to http://www.intel.com/support/performancetools/.

Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are "composites" because they require more than one instruction to implement them.

Intel C/C++ Compiler intrinsic names reflect the following naming conventions:

```
mm <intrin op> <suffix>
```

#### where:

<intrin\_op> Indicates the intrinsics basic operation; for example, add for addition and sub for subtrac-

tion

<suffix> Denotes the type of data operated on by the instruction. The first one or two letters of

each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s).

The remaining letters denote the type:

S	single precision floating-point
d	double precision floating-point
i128	signed 128-bit integer
i64	signed 64-bit integer
u64	unsigned 64-bit integer
i32	signed 32-bit integer
u32	unsigned 32-bit integer
i16	signed 16-bit integer
u16	unsigned 16-bit integer
i8	signed 8-bit integer
u8	unsigned 8-bit integer

The variable r is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, r0 is the lowest word of r.

The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:

```
double a[2] = {1.0, 2.0};
__m128d t = _mm_load_pd(a);
```

The result is the same as either of the following:

```
_{m128d t = _{mm_set_pd(2.0, 1.0);}

_{m128d t = _{mm_set_pd(1.0, 2.0);}
```

In other words, the XMM register that holds the value t will look as follows:

	2.0		1.0	
127		64 63		0

The "scalar" element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).

To use an intrinsic in your code, insert a line with the following syntax:

data\_type intrinsic\_name (parameters)

#### Where:

data\_type Is the return data type, which can be either void, int, \_\_m64, \_\_m128, \_\_m128d, or

\_\_m128i. Only the \_mm\_empty intrinsic returns void.

code instead of in-lining the actual instruction.

parameters Represents the parameters required by each intrinsic.

#### C.1 SIMPLE INTRINSICS

#### **NOTE**

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3, "Instruction Set Reference, A-L," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2A; Chapter 4, "Instruction Set Reference, M-U," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2B; Chapter 5, "Instruction Set Reference, V," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2C; or Chapter 6, "Instruction Set Reference, W-Z," of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 2D.

-		-				
121	מונ			mn	Intri	insics
I a L	JIC	<b>C</b> -	ı. J	ши		1113163

Mnemonic	Intrinsic
ADDPD	m128d _mm_add_pd(m128d a,m128d b)
ADDPS	m128 _mm_add_ps(m128 a,m128 b)
ADDSD	m128d _mm_add_sd(m128d a,m128d b)
ADDSS	m128 _mm_add_ss(m128 a,m128 b)
ADDSUBPD	m128d _mm_addsub_pd(m128d a,m128d b)
ADDSUBPS	m128 _mm_addsub_ps(m128 a,m128 b)
AESDEC	m128i _mm_aesdec (m128i,m128i)
AESDECLAST	m128i _mm_aesdeclast (m128i,m128i)
AESENC	m128i _mm_aesenc (m128i,m128i)
AESENCLAST	m128i _mm_aesenclast (m128i,m128i)
AESIMC	m128i _mm_aesimc (m128i)
AESKEYGENASSIST	m128i _mm_aesimc (m128i, const int)
ANDNPD	m128d _mm_andnot_pd(m128d a,m128d b)
ANDNPS	m128 _mm_andnot_ps(m128 a,m128 b)
ANDPD	m128d _mm_and_pd(m128d a,m128d b)
ANDPS	m128 _mm_and_ps(m128 a,m128 b)
BLENDPD	m128d _mm_blend_pd(m128d v1,m128d v2, const int mask)
BLENDPS	m128 _mm_blend_ps(m128 v1,m128 v2, const int mask)
BLENDVPD	m128d _mm_blendv_pd(m128d v1,m128d v2,m128d v3)
BLENDVPS	m128 _mm_blendv_ps(m128 v1,m128 v2,m128 v3)
CLFLUSH	void _mm_clflush(void const *p)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic  CMPPD	Intrinsicm128d _mm_cmpeq_pd(m128d a,m128d b)
	m128d _mm_cmplt_pd(m128d a,m128d b)
	m128d _mm_cmple_pd(m128d a,m128d b)
	m128d _mm_cmpqt_pd(m128d a,m128d b)
	m128d _mm_cmpge_pd(m128d a,m128d b)
	m128d _mm_cmpneq_pd(m128d a,m128d b)
	m128d _mm_cmpnlt_pd(m128d a,m128d b)
	m128d _mm_cmpngt_pd(m128d a,m128d b)
	m128d _mm_cmpnge_pd(m128d a,m128d b)
	m128d _mm_cmpord_pd(m128d a,m128d b)
	m128d _mm_cmpunord_pd(m128d a,m128d b)
	m128d _mm_cmpnle_pd(m128d a,m128d b)
CMDDC	
CMPPS	m128 _mm_cmpeq_ps(m128 a,m128 b)m128 _mm_cmplt_ps(m128 a,m128 b)
	m128 _mm_cmple_ps(m128 a,m128 b)
	m128 _mm_cmpgt_ps(m128 a,m128 b)
	m128 _mm_cmpge_ps(m128 a,m128 b)
	m128 _mm_cmpneq_ps(m128 a,m128 b)
	m128 _mm_cmpnlt_ps(m128 a,m128 b)
	m128 _mm_cmpngt_ps(m128 a,m128 b)
	m128 _mm_cmpnge_ps(m128 a,m128 b)
	m128 _mm_cmpord_ps(m128 a,m128 b)
	m128 _mm_cmpunord_ps(m128 a,m128 b)
	m128 _mm_cmpnle_ps(m128 a,m128 b)
CMPSD	m128d _mm_cmpeq_sd(m128d a,m128d b)
	m128d _mm_cmplt_sd(m128d a,m128d b)
	m128d _mm_cmple_sd(m128d a,m128d b)
	m128d _mm_cmpgt_sd(m128d a,m128d b)
	m128d _mm_cmpge_sd(m128d a,m128d b)
	m128 _mm_cmpneq_sd(m128d a,m128d b)
	m128 _mm_cmpnlt_sd(m128d a,m128d b)
	m128d _mm_cmpnle_sd(m128d a,m128d b)
	m128d _mm_cmpngt_sd(m128d a,m128d b)
	m128d _mm_cmpnge_sd(m128d a,m128d b)
	m128d _mm_cmpord_sd(m128d a,m128d b)
	m128d _mm_cmpunord_sd(m128d a,m128d b)
CMPSS	m128 _mm_cmpeq_ss(m128 a,m128 b)
	m128 _mm_cmplt_ss(m128 a,m128 b)
	m128 _mm_cmple_ss(m128 a,m128 b)
	m128 _mm_cmpgt_ss(m128 a,m128 b)
	m128 _mm_cmpge_ss(m128 a,m128 b)

Table C-1. Simple Intrinsics (Contd.)

<b>-</b>	Table C-1. Simple munisics (conta.)
Mnemonic	Intrinsic
	m128 _mm_cmpneq_ss(m128 a,m128 b)
	m128 _mm_cmpnlt_ss(m128 a,m128 b)
	m128 _mm_cmpnle_ss(m128 a,m128 b)
	m128 _mm_cmpngt_ss(m128 a,m128 b)
	m128 _mm_cmpnge_ss(m128 a,m128 b)
	m128 _mm_cmpord_ss(m128 a,m128 b)
	m128 _mm_cmpunord_ss(m128 a,m128 b)
COMISD	int _mm_comieq_sd(m128d a,m128d b)
	int _mm_comilt_sd(m128d a,m128d b)
	int _mm_comile_sd(m128d a,m128d b)
	int _mm_comigt_sd(m128d a,m128d b)
	int _mm_comige_sd(m128d a,m128d b)
	int _mm_comineq_sd(m128d a,m128d b)
COMISS	int _mm_comieq_ss(m128 a,m128 b)
	int _mm_comilt_ss(m128 a,m128 b)
	int _mm_comile_ss(m128 a,m128 b)
	int _mm_comigt_ss(m128 a,m128 b)
	int _mm_comige_ss(m128 a,m128 b)
	int _mm_comineq_ss(m128 a,m128 b)
CRC32	unsigned int _mm_crc32_u8(unsigned int crc, unsigned char data)
	unsigned int _mm_crc32_u16(unsigned int crc, unsigned short data)
	unsigned int _mm_crc32_u32(unsigned int crc, unsigned int data)
	unsignedint64 _mm_crc32_u64(unsignedint64 crc, unsignedint64 data)
CVTDQ2PD	m128d _mm_cvtepi32_pd(m128i a)
CVTDQ2PS	m128 _mm_cvtepi32_ps(m128i a)
CVTPD2DQ	m128i _mm_cvtpd_epi32(m128d a)
CVTPD2PI	m64 _mm_cvtpd_pi32(m128d a)
CVTPD2PS	m128 _mm_cvtpd_ps(m128d a)
CVTPI2PD	m128d _mm_cvtpi32_pd(m64 a)
CVTPI2PS	m128 _mm_cvt_pi2ps(m128 a,m64 b) m128 _mm_cvtpi32_ps(m128 a,m64 b)
CVTPS2DQ	m128i _mm_cvtps_epi32(m128 a)
CVTPS2PD	m128d _mm_cvtps_pd(m128 a)
CVTPS2PI	m64 _mm_cvt_ps2pi(m128 a) m64 _mm_cvtps_pi32(m128 a)
CVTSD2SI	int _mm_cvtsd_si32(m128d a)
CVTSD2SS	m128 _mm_cvtsd_ss(m128 a,m128d b)
CVTSI2SD	m128d _mm_cvtsi32_sd(m128d a, int b)
CVTSI2SS	m128 _mm_cvt_si2ss(m128 a, int b)m128 _mm_cvtsi32_ss(m128 a, int b)m128 _mm_cvtsi64_ss(m128 a,int64 b)
CVTSS2SD	m128d _mm_cvtss_sd(m128d a,m128 b)

Table C-1. Simple Intrinsics (Contd.)

CVTSS2SI int _ int _	_mm_cvt_ss2si(m128 a)
CVTTPD2DQm	n128i _mm_cvttpd_epi32(m128d a)
CVTTPD2PIm	n64 _mm_cvttpd_pi32(m128d a)
CVTTPS2DQm	n128i _mm_cvttps_epi32(m128 a)
CVTTPS2PIm	n64 _mm_cvtt_ps2pi(m128 a) n64 _mm_cvttps_pi32(m128 a)
CVTTSD2SI int _	_mm_cvttsd_si32(m128d a)
CVTTSS2SI int _ int _	_mm_cvtt_ss2si(m128 a) _mm_cvttss_si32(m128 a)
m	n64 _mm_cvtsi32_si64(int i)
int_	_mm_cvtsi64_si32(m64 m)
DIVPDm	n128d _mm_div_pd(m128d a,m128d b)
DIVPSm	n128 _mm_div_ps(m128 a,m128 b)
DIVSDm	n128d _mm_div_sd(m128d a,m128d b)
DIVSSm	n128 _mm_div_ss(m128 a,m128 b)
DPPDm	n128d _mm_dp_pd(m128d a,m128d b, const int mask)
DPPSm	n128 _mm_dp_ps(m128 a,m128 b, const int mask)
EMMS void	d_mm_empty()
EXTRACTPS int_	_mm_extract_ps(m128 src, const int ndx)
HADDPDm	n128d _mm_hadd_pd(m128d a,m128d b)
HADDPSm	n128 _mm_hadd_ps(m128 a,m128 b)
HSUBPDm	n128d _mm_hsub_pd(m128d a,m128d b)
HSUBPSm	n128 _mm_hsub_ps(m128 a,m128 b)
INSERTPSm	n128 _mm_insert_ps(m128 dst,m128 src, const int ndx)
LDDQUm	n128i _mm_lddqu_si128(m128i const *p)
LDMXCSRm	nm_setcsr(unsigned int i)
LFENCE void	d_mm_lfence(void)
MASKMOVDQU void	d _mm_maskmoveu_si128(m128i d,m128i n, char *p)
MASKMOVQ void	d_mm_maskmove_si64(m64 d,m64 n, char *p)
MAXPDm	n128d _mm_max_pd(m128d a,m128d b)
MAXPSm	n128 _mm_max_ps(m128 a,m128 b)
MAXSDm	n128d _mm_max_sd(m128d a,m128d b)
MAXSSm	n128 _mm_max_ss(m128 a,m128 b)
MFENCE void	d_mm_mfence(void)
MINPDm	n128d _mm_min_pd(m128d a,m128d b)
MINPSm	n128 _mm_min_ps(m128 a,m128 b)
MINSDm	n128d _mm_min_sd(m128d a,m128d b)
MINSSm	n128 _mm_min_ss(m128 a,m128 b)
MONITOR void	d_mm_monitor(void const *p, unsigned extensions, unsigned hints)
MOVAPDm	n128d _mm_load_pd(double * p)
void	d_mm_store_pd(double *p,m128d a)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
MOVAPS	m128 _mm_load_ps(float * p)
110 7711 3	void_mm_store_ps(float *p,m128 a)
MOVD	m128i _mm_cvtsi32_si128(int a)
11005	int _mm_cvtsi128_si32(_m128i a)
	m64 _mm_cvtsi32_si64(int a)
	int _mm_cvtsi64_si32(m64 a)
MOVDDUP	m128d _mm_movedup_pd(m128d a)
. 10 0000	m128d _mm_loaddup_pd(double const * dp)
MOVDQA	m128i _mm_load_si128(m128i * p)
	void_mm_store_si128(m128i *p,m128i a)
MOVDQU	
	void_mm_storeu_si128(m128i *p,m128i a)
MOVDQ2Q	
MOVHLPS	
MOVHPD	
	void _mm_storeh_pd(double * p,m128d a)
MOVHPS	m128 _mm_loadh_pi(m128 a,m64 * p)
	void _mm_storeh_pi(m64 * p,m128 a)
MOVLPD	m128d _mm_loadl_pd(m128d a, double * p)
	void _mm_storel_pd(double * p,m128d a)
MOVLPS	m128 _mm_loadl_pi(m128 a,m64 *p)
	void_mm_storel_pi(m64 * p,m128 a)
MOVLHPS	m128 _mm_movelh_ps(m128 a,m128 b)
MOVMSKPD	int _mm_movemask_pd(m128d a)
MOVMSKPS	int _mm_movemask_ps(m128 a)
MOVNTDQA	m128i _mm_stream_load_si128(m128i *p)
MOVNTDQ	void_mm_stream_si128(m128i * p,m128i a)
MOVNTPD	void_mm_stream_pd(double * p,m128d a)
MOVNTPS	void_mm_stream_ps(float * p,m128 a)
MOVNTI	void_mm_stream_si32(int * p, int a)
MOVNTQ	void_mm_stream_pi(m64 * p,m64 a)
MOVQ	m128i _mm_loadl_epi64(m128i * p)
	void_mm_storel_epi64(_m128i * p,m128i a)
	m128i _mm_move_epi64(m128i a)
MOVQ2DQ	m128i _mm_movpi64_epi64(m64 a)
MOVSD	m128d _mm_load_sd(double * p)
	void_mm_store_sd(double * p,m128d a)
	m128d _mm_move_sd(m128d a,m128d b)
MOVSHDUP	m128 _mm_movehdup_ps(m128 a)
MOVSLDUP	m128 _mm_moveldup_ps(m128 a)
MOVSS	m128 _mm_load_ss(float * p)
	·

Table C-1. Simple Intrinsics (Contd.)

void_mm_storeu_pd((double "p, _m128d a)           _m128_mm_loadu_ps(float "p)         _m128_mm_loadu_ps(float "p)           _m128i_mm_mstoreu_ps(float "p)         _m128i s1, _m128i s2, const int mask)           MULPD         _m128d_mm_mul_pd(_m128d a, _m128d b)           MULPD         _m128d_mm_mul_ss(_m128a a, _m128b b)           MULSD         _m128d_mm_mul_ss(_m128a a, _m128b b)           MULSD         _m128d_mm_mul_ss(_m128a a, _m128b b)           MULSD         _m128d_mm_or_pd(_m128d a, _m128b b)           MWAIT         void _mm_mwait(unsigned extensions, unsigned hints)           ORPD         _m128d_mm_or_ps(_m128d a, _m128b b)           ORPS         _m128d_mm_or_ps(_m128a a, _m128b b)           PABSB         _m64 _mm_abs_pi8 (_m64 a)           _m128i _mm_abs_pi8 (_m64 a)         _m128i _mm_abs_pi8 (_m64 a)           _m128i _mm_abs_pi3 (_m128i a)           PACKSSWB         _m64 _mm_abs_pi3 (_m128i a)           PACKSSWB         _m64 _mm_packs_pi16 (_m64 a)           _m128i _mm_abs_epi16 (_m128i a)           PACKSSWB         _m64 _mm_packs_pi32 (_m128i m1, _m128i m2)           PACKUSSWB         _m64 _mm_packs_pi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_epi6(_m128i m1, _m128i m2) <td< th=""><th>Mnemonic</th><th>Intrinsic</th></td<>	Mnemonic	Intrinsic
m128 _mm_move_ss(_m128 a, _m128 b)		void_mm_store_ss(float * p,m128 a)
void_mm_storeu_pd((double "p, _m128d a)           _m128_mm_loadu_ps(float "p)         _m128_mm_loadu_ps(float "p)           _m128_mm_loadu_ps(float "p)         _m128i s1, _m128i s2, const int mask)           MULPD         _m128d_mm_mul_pd(_m128d a, _m128d b)           MULPD         _m128d_mm_mul_sd(_m128d a, _m128d b)           MULPD         _m128d_mm_mul_sd(_m128d a, _m128d b)           MULSD         _m128d_mm_mul_sd(_m128d a, _m128d b)           MULSD         _m128d_mm_or_pd(_m128d a, _m128d b)           MULSD         _m128d_mm_or_pd(_m128d a, _m128d b)           MWAIT         Void _mm_mwait(unsigned extensions, unsigned hints)           ORPD         _m128d_mm_or_ps(_m128d a, _m128d b)           ORPS         _m128d_mm_or_ps(_m128 a, _m128b)           PABSB         _m64 _mm_abs_pi82 (_m64 a)           _m128i _mm_abs_pi82 (_m64 a)         _m128i _mm_abs_pi82 (_m64 a)           _m128i _mm_abs_pi82 (_m64 a)         _m128i _mm_abs_pi82 (_m128i a)           PACKSSWB         _m64 _mm_abs_pi16 (_m128i a)           PACKSSWB         _m128i _mm_packs_pi16 (_m128i a)           PACKSSWB         _m128i _mm_packs_pi16 (_m128i m1, _m128i m2)           PACKUSWW         _m128i _mm_packs_pi32 (_m64 m1, _m64 m2)           PACKUSWB         _m64 _mm_packs_pi16 (_m128i m1, _m128i m2)           PADDB         _m6		m128 _mm_move_ss(m128 a,m128 b)
MOVUPS        m128_mm_loadu_ps(float * p)           void_mm_storeu_ps(float * p)        m128i _mmsdew_epu8(_m128i s1,m128i s2, const int mask)           MULPD        m128i _mm_mul_ps(_m128d a,m128d b)           MULPS        m128_mm_mul_ps(_m128d a,m128d b)           MULSD        m128_mm_mul_ss(_m128a,m128d b)           MULSS        m128_mm_mul_ss(_m128a,m128b b)           MWAIT         void_mm_mwait(unsigned extensions, unsigned hints)           ORPD        m128d _mm_or_pd(_m128d a,m128b b)           ORPS        m128_mm_or_pc(_m128a,m128b b)           PABSB        m64_mm_abs_pi8 (_m128i a)          m128i _mm_abs_epi8 (_m128i a)           PABSD        m64_mm_abs_pi32 (_m128i a)          m64_mm_abs_pi6 (_m128i a)          m128i _mm_abs_epi6 (_m128i a)          m128i _mm_abs_epi6 (_m128i a)          m64_mm_packs_epi6 (_m128i a)          m128i _mm_abs_epi6 (_m128i a)          m128i _mm_abs_epi6 (_m128i a)          m128i _mm_packs_epi6 (_m128i a)          m128i _mm_add_epi6 (_m128i a)	MOVUPD	m128d _mm_loadu_pd(double * p)
Wold_mm_storeu_ps(float *p,m128 a)           MPSADBW         _m128i_mm_mpsadbw_epu8(m128i s1,m128i s2, const int mask)           MULPD         _m128d_mm_mul_pd(m128d a,m128d b)           MULPS         _m128d_mm_mul_ss(m128 a,m128 b)           MULSD         _m128d_mm_mul_ss(m128 a,m128 b)           MULSS         _m128_mm_mul_ss(m128 a,m128 b)           MWAIT         void_mm_mvalit(unsigned extensions, unsigned hints)           ORPD         _m128d_mm_or_ps(m128 a,m128 b)           PABSB         _m64 _mm_abs_pi8 (m64 a)           _m128l_mm_abs_pi8 (m128 a)         _m128 b)           PABSB         _m64 _mm_abs_pi8 (m64 a)           _m128l_mm_abs_pi8 (m64 a)        m128l_mm_abs_pi16 (m128 in1,m128 in2)           PACKSSWB         _m64 _mm_abs_pi16 (m128 in1,m128 in2)           PACKSSWB         _m64 _mm_packs_pi32 (m128 in1,m128 in2)           PACKUSWB         _m128l_mm_packs_pi32 (m64 m1,m64 m2)		void_mm_storeu_pd(double *p,m128d a)
MPSADBW	MOVUPS	m128 _mm_loadu_ps(float * p)
MULPD         _m128d _mm_mul_ss(_m128 a, _m128 b)           MULPS         _m128 _mm_mul_ss(_m128 a, _m128 b)           MULSD         _m128d _mm_mul_ss(_m128 a, _m128 b)           MULSS         _m128 _mm_mul_ss(_m128 a, _m128 b)           MWAIT         void _mm_wait(unsigned extensions, unsigned hints)           ORPD         _m128d _mm_or_pc(_m128 a, _m128 b)           ORPS         _m128 _mm_or_ps(_m128 a, _m128 b)           PABSB         _m64 _mm_abs_pi8 (_m64 a)           _m128i _mm_abs_pi32 (_m64 a)         _m128i _mm_abs_pi32 (_m64 a)           _m64 _mm_abs_pi32 (_m64 a)         _m128i _mm_abs_epi32 (_m128i a)           PABSW         _m64 _mm_abs_epi32 (_m128i a)           PACKSSWB         _m128i _mm_abcks_epi32 (_m128i m1, _m128i m2)           PACKSSWB         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m128i _mm_add_epi8(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi32 (_m128i m1, _m128i m2)           PADD		void_mm_storeu_ps(float *p,m128 a)
MULPS         _m128_mm_mul_ss(_m128 a, _m128 b)           MULSD         _m129d_mm_mul_sd(_m128d a, _m128d b)           MULSS         _m128_mm_mul_sc(_m128 a, _m128 b)           MULSS         _m128_mm_mul_sc(_m128 a, _m128 b)           ORPD         _m128d_mm_or_pd(_m128d a, _m128d b)           ORPD         _m128d_mm_or_ps(_m128 a, _m128 b)           ORPS         _m128_mm_or_ps(_m128 a, _m128 b)           ORPS         _m128_mm_or_ps(_m128 a, _m128 b)           PABSB         _m64_mm_abs_pi8 (_m64 a)           _m128i_mm_abs_epi8 (_m128i a)           PABSD         _m64_mm_abs_pi16 (_m64 a)           _m128i_mm_abs_pi16 (_m64 a)           _m128i_mm_abs_pi16 (_m128i a)           PACKSSWB         _m64_mm_abs_pi16 (_m128i a)           PACKSSWB         _m128i_mm_packs_pi16 (_m128i m1, _m128i m2)           PACKSSWB         _m64_mm_packs_pi32 (_m64 m1, _m64 m2)           PACKSSDW         _m128i_mm_packs_pi32 (_m64 m1, _m64 m2)           PACKUSDW         _m128i_mm_packs_pi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i_mm_packs_pi32 (_m128i m1, _m128i m2)           PADDD         _m128i_mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m128i_mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64_mm_add_pi32 (_m64 m1, _m64 m2)           PADDD	MPSADBW	m128i _mm_mpsadbw_epu8(m128i s1,m128i s2, const int mask)
MULSD         _m128d_mm_mul_sd(_m128d a, _m128d b)           MULSS         _m128 _mm_mul_sc(_m128 a, _m128 b)           MWAIT         void _mm_mwait(unsigned extensions, unsigned hints)           ORPD         _m128d_mm_or_pd(_m128d a, _m128d b)           ORPD         _m128d_mm_or_ps(_m128 a, _m128d b)           ORPS         _m128d_mm_or_ps(_m128 a, _m128d b)           ORPS         _m128d_mm_abs_pi8 (_m128 a, _m128d b)           PABSB         _m64_mm_abs_pi8 (_m128i a)           PABSB         _m64_mm_abs_pi8 (_m128i a)           PABSD         _m64_mm_abs_pi16 (_m64 a)           _m128i_mm_abs_pi16 (_m128i a)           PACKSSWB         _m64_mm_packs_pi16 (_m128i a)           PACKSSWB         _m128i_mm_packs_pi16 (_m128i m1, _m128i m2)           PACKSSDW         _m128i_mm_packs_pi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i_mm_packs_pi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i_mm_packus_pi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i_mm_packus_pi16 (_m128i m1, _m128i m2)           PACKUSWB         _m64_mm_packus_pi16 (_m64 m1, _m64 m2)           PADDB         _m64_mm_add_pi8 (_m128i m1, _m128i m2)           PADDB         _m64_mm_add_pi16 (_m64 m1, _m64 m2)           PADDD         _m128i_mm_add_pi32 (_m64 m1, _m64 m2)           PADDDD </td <td>MULPD</td> <td>m128d _mm_mul_pd(m128d a,m128d b)</td>	MULPD	m128d _mm_mul_pd(m128d a,m128d b)
MULSS         _m128_mm_mul_ss(_m128 a, _m128 b)           MWAIT         void_mm_mwait(unsigned extensions, unsigned hints)           ORPD         _m128d_mm_or_pd(_m128d a, _m128d b)           ORPS         _m128_mm_or_ps(_m128 a, _m128 b)           PABSB         _m64_mm_abs_pi8 (_m64 a)           _m128i_mm_abs_epi8 (_m128i a)           PABSD         _m64_mm_abs_pi32 (_m64 a)           _m128i_mm_abs_epi32 (_m128i a)           PABSW         _m64_mm_abs_epi16 (_m128i a)           PACKSSWB         _m128i_mm_backs_epi16 (_m128i m1, _m128i m2)           PACKSSWB         _m64_mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m128i_mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSDW         _m64_mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i_mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i_mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i_mm_packs_epi32 (_m128i m1, _m128i m2)           PADDB         _m64_mm_packs_epi3 (_m128i m1, _m128i m2)           PADDB         _m64_mm_add_epi6 (_m64 m1, _m64 m2)           PADDB         _m128i_mm_add_epi6 (_m128i m1, _m128i m2)           PADDW         _m128i_mm_add_epi6 (_m128i m1, _m128i m2)           PADDD         _m64_mm_add_epi6 (_m64 m1, _m64 m2)           PADDQ </td <td>MULPS</td> <td>m128 _mm_mul_ss(m128 a,m128 b)</td>	MULPS	m128 _mm_mul_ss(m128 a,m128 b)
MWAIT         void _mm_mwait(unsigned extensions, unsigned hints)           ORPD         _m128d _mm_or_pd(_m128d a, _m128d b)           ORPS         _m128 _mm_or_ps(_m128 a, _m128 b)           PABSB         _m64 _mm_abs_pi8 (_m64 a)           _m128i _mm_abs_epi8 (_m128i a)           PABSD         _m64 _mm_abs_pi32 (_m64 a)           _m128i _mm_abs_epi32 (_m128i a)           PABSW         _m64 _ms_abs_epi16 (_m64 a)           _m128i _mm_abs_epi16 (_m128i m1, _m128i m2)           PACKSSWB         _m64 _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m64 _mm_packs_epi32 (_m64 m1, _m64 m2)           PACKSSDW         _m64 _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i _mm_packus_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi32 (_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi32 (_m128i m1, _m128i m2)           PADDB         _m64 _mm_packs_pu16 (_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8 (_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi6 (_m64 m1, _m64 m2)           PADDB         _m64 _mm_add_epi6 (_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_epi32 (_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_epi6 (_m128i m1, _m64 m2)           PADDQ	MULSD	m128d _mm_mul_sd(m128d a,m128d b)
ORPD        m128d_mm_or_pd(m128d a,m128d b)           ORPS        m128 _mm_or_ps(m128 a,m128 b)           PABSB        m64 _mm_abs_pi8 (m64 a)          m128i _mm_abs_pi32 (m64 a)        m128i _mm_abs_pi32 (m128i a)           PABSD        m64 _mm_abs_pi32 (m128i a)           PABSW        m64 _mm_abs_pi16 (m64 a)          m128i _mm_abs_epi16 (m128i a)           PACKSSWB        m128i _mm_packs_epi16 (m128i m1,m128i m2)           PACKSSWB        m64 _mm_packs_epi32 (m64 m1,m64 m2)           PACKSSDW        m64 _mm_packs_epi32 (m128i m1,m128i m2)           PACKSSDW        m64 _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSWB        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSWB        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PADDB        m128i _mm_packs_epi32 (m64 m1,m64 m2)           PADDB        m128i _mm_add_epi8 (m128i m1,m128i m2)           PADDB        m64 _mm_add_epi8 (m128i m1,m128i m2)           PADDW        m64 _mm_add_epi32 (m64 m1,m64 m2)           PADDD        m128i _mm_add_epi32 (m64 m1,m64 m2)           PADDQ        m128i _mm_add_epi34 (m64 m1,m64 m2)           PADDQ        m64 _mm_add_epi32 (m64 m1,m64 m2)           PADDSB<	MULSS	m128 _mm_mul_ss(m128 a,m128 b)
ORPS        m128_mm_or_ps(_m128 a,m128 b)           PABSB        m64_mm_abs_pi8 (_m64 a)          m128i_mm_abs_pi32 (_m64 a)        m64_mm_abs_pi32 (_m128i a)           PABSD        m64_mm_abs_pi32 (_m128i a)           PABSW        m64_mm_abs_pi16 (_m128i a)           PACKSSWB        m128i_mm_abs_epi16 (_m128i m1,m128i m2)           PACKSSWB        m64_mm_packs_pi16(_m64 m1,m64 m2)           PACKSSDW        m128i_mm_packs_pi32 (_m64 m1,m64 m2)           PACKSSDW        m128i_mm_packs_pi32 (_m64 m1,m128i m2)           PACKUSDW        m128i_mm_packs_pi32 (_m64 m1,m64 m2)           PACKUSWB        m128i_mm_packs_pi16 (_m128i m1,m128i m2)           PACKUSWB        m64_mm_packs_pi16 (_m64 m1,m64 m2)           PADDB        m64_mm_add_epi8(_m64 m1,m64 m2)           PADDB        m64_mm_add_epi8 (_m64 m1,m64 m2)           PADDW        m128i_mm_add_epi32 (_m128i m1,m128i m2)           PADDW        m64_mm_add_pi32 (_m64 m1,m64 m2)           PADDD        m64_mm_add_spi6 (_m128i m1,m128i m2)           PADDSB        m64_mm_adds_pi	MWAIT	void _mm_mwait(unsigned extensions, unsigned hints)
PABSB        m64_mm_abs_pi8 (m64 a)          m128i _mm_abs_epi8 (m128i a)           PABSD        m64_mm_abs_pi32 (m64 a)          m128i _mm_abs_epi32 (m128i a)           PABSW        m64_mm_abs_pi16 (m64 a)          m128i _mm_abs_epi16 (m128i a)           PACKSSWB        m128i _mm_abcks_epi16 (m128i m1,m128i m2)           PACKSSWB        m64_mm_packs_epi32 (m128i m1,m128i m2)           PACKSSDW        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSDW        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSDW        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSWB        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PADDB        m64 _mm_packs_epi8(m128i m1,m128i m2)           PADDB        m64 _mm_add_epi8(m64 m1,m64 m2)           PADDB        m64 _mm_add_epi6(m128i m1,m128i m2)           PADDW        m64 _mm_add_epi32(m128i m1,m128i m2)           PADDD        m64 _mm_add_epi32(m64 m1,m64 m2)           PADDD        m64 _mm_add_epi32(m64 m1,m64 m2)           PADDD        m64 _mm_add_epi34(m64 m1,m64 m2)           PADDOQ        m128i _mm_add_epi64(m128i m1,m128i m2)           PADDSB        m128i _mm_adds_epi8(m164 m1,m64 m2)	ORPD	m128d _mm_or_pd(m128d a,m128d b)
m128i _mm_abs_epi8 (m128i a)m64 _mm_abs_epi32 (m64 a)m128i _mm_abs_epi32 (m128i a)  PABSW	ORPS	m128 _mm_or_ps(m128 a,m128 b)
PABSD        m64 _mm_abs_pi32 (m64 a)	PABSB	m64 _mm_abs_pi8 (m64 a)
		m128i _mm_abs_epi8 (m128i a)
PABSW        m64_mm_abs_pi16 (m64 a)          m128i_mm_abs_pi16 (m128i a)           PACKSSWB        m128i_mm_packs_epi16(m128i m1,m128i m2)           PACKSSWB        m64_mm_packs_epi32 (m128i m1,m128i m2)           PACKSSDW        m64_mm_packs_epi32 (m64 m1,m64 m2)           PACKUSDW        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSWB        m128i _mm_packs_epi32 (m128i m1,m128i m2)           PACKUSWB        m64 _mm_packs_epi32 (m128i m1,m128i m2)           PADDB        m64 _mm_packs_pu16 (m64 m1,m64 m2)           PADDB        m64 _mm_add_epi8 (m64 m1,m64 m2)           PADDB        m64 _mm_add_epi16 (m128i m1,m128i m2)           PADDW        m64 _mm_add_epi32 (m128i m1,m128i m2)           PADDD        m64 _mm_add_epi32 (m64 m1,m64 m2)           PADDD        m64 _mm_add_epi32 (m64 m1,m64 m2)           PADDQ        m128i _mm_add_epi64 (m128i m1,m128i m2)           PADDQ        m64 _mm_adds_epi8 (m64 m1,m64 m2)           PADDSB        m64 _mm_adds_epi8 (m64 m1,m64 m2)           PADDSB        m64 _mm_adds_epi6 (m128i m1,m128i m2)           PADDSW        m128i _mm_adds_epi6 (m128i m1,m128i m2)           PADDSW        m64 _mm_adds_epi6 (m128i m1,m128i m2)      <	PABSD	m64 _mm_abs_pi32 (m64 a)
m128i _mm_abs_epi16 (_m128i a)  PACKSSWB		m128i _mm_abs_epi32 (m128i a)
PACKSSWB         _m128i _mm_packs_epi16(_m128i m1, _m128i m2)           PACKSSWB         _m64 _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m64 _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKUSDW         _m128i _mm_packus_epi32(_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi16(_m128i m1, _m128i m2)           PACKUSWB         _m64 _mm_packs_epu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m64 m1, _m64 m2)           PADDB         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_pi32(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi64(_m128i m1, _m128i m2)           PADDQ         _m128i _mm_add_epi64(_m128i m1, _m64 m2)           PADDSB         _m128i _mm_add_sepi8(_m128i m1, _m128i m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)	PABSW	m64 _mm_abs_pi16 (m64 a)
PACKSSWB         _m64_mm_packs_pi16(_m64 m1, _m64 m2)           PACKSSDW         _m128i _mm_packs_pi32 (_m128i m1, _m128i m2)           PACKSSDW         _m64_mm_packs_pi32 (_m64 m1, _m64 m2)           PACKUSDW         _m128i _mm_packus_epi32(_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi16(_m128i m1, _m128i m2)           PACKUSWB         _m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_epi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m64 m1, _m64 m2)           PADDW         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_epi64(_m128i m1, _m128i m2)           PADDQ         _m64 _mm_add_si64(_m64 m1, _m64 m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSB         _m64 _mm_adds_epi8(_m128i m1, _m128i m2)		m128i _mm_abs_epi16 (m128i a)
PACKSSDW         _m128i _mm_packs_epi32 (_m128i m1, _m128i m2)           PACKSSDW         _m64 _mm_packs_pi32 (_m64 m1, _m64 m2)           PACKUSDW         _m128i _mm_packus_epi32(_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi16(_m128i m1, _m128i m2)           PACKUSWB         _m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_pi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m64 m1, _m64 m2)           PADDW         _m64 _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_epi32(_m64 m1, _m64 m2)           PADDD         _m64 _mm_add_epi64(_m128i m1, _m128i m2)           PADDQ         _m64 _mm_add_si64(_m64 m1, _m64 m2)           PADDSB         _m64 _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_epi6(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDUSB         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDUSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)	PACKSSWB	m128i _mm_packs_epi16(m128i m1,m128i m2)
PACKSSDW         _m64_mm_packs_pi32 (_m64 m1, _m64 m2)           PACKUSDW         _m128i _mm_packus_epi32(_m128i m1, _m128i m2)           PACKUSWB         _m128i _mm_packus_epi16(_m128i m1, _m128i m2)           PACKUSWB         _m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_pi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m128i m1, _m128i m2)           PADDW         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi32(_m64 m1, _m64 m2)           PADDD         _m64 _mm_add_pi32(_m64 m1, _m64 m2)           PADDQ         _m128i _mm_add_epi64(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSB         _m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSB         _m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_pi16(_m128i m1, _m128i m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSB         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)	PACKSSWB	m64 _mm_packs_pi16(m64 m1,m64 m2)
PACKUSDW        m128i _mm_packus_epi32(m128i m1,m128i m2)           PACKUSWB        m128i _mm_packus_epi16(m128i m1,m128i m2)           PACKUSWB        m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB        m128i _mm_add_epi8(_m128i m1,m128i m2)           PADDB        m64 _mm_add_epi8(_m128i m1,m128i m2)           PADDW        m128i _mm_add_epi16(_m64 m1, _m64 m2)           PADDW        m64 _mm_add_epi32(_m128i m1, _m128i m2)           PADDD        m64 _mm_add_epi32(_m64 m1, _m64 m2)           PADDD        m64 _mm_add_epi64(_m128i m1,m128i m2)           PADDQ        m64 _mm_add_si64(_m64 m1, _m64 m2)           PADDSB        m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB        m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSW        m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW        m128i _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW        m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSB        m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSW        m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDUSB        m128i _mm_adds_epi8(_m128i m1, _m128i m2)	PACKSSDW	m128i _mm_packs_epi32 (m128i m1,m128i m2)
PACKUSWB         _m128i _mm_packus_epi16(_m128i m1, _m128i m2)           PACKUSWB         _m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_pi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m128i m1, _m128i m2)           PADDW         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_pi32(_m64 m1, _m64 m2)           PADDQ         _m64 _mm_add_si64(_m64 m1, _m64 m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_epi8(_m128i m1, _m128i m2)	PACKSSDW	
PACKUSWB         _m64 _mm_packs_pu16(_m64 m1, _m64 m2)           PADDB         _m128i _mm_add_epi8(_m128i m1, _m128i m2)           PADDB         _m64 _mm_add_pi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m128i m1, _m128i m2)           PADDW         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_pi32(_m64 m1, _m64 m2)           PADDQ         _m128i _mm_add_epi64(_m128i m1, _m128i m2)           PADDQ         _m64 _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m64 _mm_adds_epi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_epi16(_m128i m1, _m128i m2)	PACKUSDW	m128i _mm_packus_epi32(m128i m1,m128i m2)
PADDB        m128i _mm_add_epi8(m128i m1,m128i m2)           PADDB        m64 _mm_add_pi8(m64 m1,m64 m2)           PADDW        m128i _mm_add_epi16(m128i m1,m128i m2)           PADDW        m64 _mm_add_pi16(m64 m1,m64 m2)           PADDD        m128i _mm_add_epi32(m128i m1,m128i m2)           PADDD        m64 _mm_add_pi32(m64 m1,m64 m2)           PADDQ        m128i _mm_add_epi64(m128i m1,m128i m2)           PADDQ        m64 _mm_add_si64(_m64 m1,m64 m2)           PADDSB        m128i _mm_adds_epi8(m128i m1,m128i m2)           PADDSB        m64 _mm_adds_pi8(_m64 m1,m64 m2)           PADDSW        m128i _mm_adds_epi16(m128i m1,m128i m2)           PADDSW        m128i _mm_adds_epi16(m128i m1,m128i m2)           PADDSW        m64 _mm_adds_pi16(m64 m1,m64 m2)           PADDUSB        m128i _mm_adds_epu8(m128i m1,m128i m2)	PACKUSWB	m128i _mm_packus_epi16(m128i m1,m128i m2)
PADDB         _m64 _mm_add_pi8(_m64 m1, _m64 m2)           PADDW         _m128i _mm_add_epi16(_m128i m1, _m128i m2)           PADDW         _m64 _mm_add_pi16(_m64 m1, _m64 m2)           PADDD         _m128i _mm_add_epi32(_m128i m1, _m128i m2)           PADDD         _m64 _mm_add_pi32(_m64 m1, _m64 m2)           PADDQ         _m128i _mm_add_epi64(_m128i m1, _m128i m2)           PADDQ         _m64 _mm_adds_i64(_m64 m1, _m64 m2)           PADDSB         _m128i _mm_adds_epi8(_m128i m1, _m128i m2)           PADDSB         _m64 _mm_adds_pi8(_m64 m1, _m64 m2)           PADDSW         _m128i _mm_adds_epi16(_m128i m1, _m128i m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDSW         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)           PADDUSB         _m64 _mm_adds_pi16(_m64 m1, _m64 m2)	PACKUSWB	m64 _mm_packs_pu16(m64 m1,m64 m2)
PADDW      m128i _mm_add_epi16(m128i m1,m128i m2)         PADDW      m64 _mm_add_pi16(m64 m1,m64 m2)         PADDD      m128i _mm_add_epi32(m128i m1,m128i m2)         PADDD      m64 _mm_add_pi32(m64 m1,m64 m2)         PADDQ      m128i _mm_add_epi64(m128i m1,m128i m2)         PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDB	
PADDW      m64 _mm_add_pi16(m64 m1,m64 m2)         PADDD      m128i _mm_add_epi32(m128i m1,m128i m2)         PADDD      m64 _mm_add_pi32(m64 m1,m64 m2)         PADDQ      m128i _mm_add_epi64(m128i m1,m128i m2)         PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDB	m64 _mm_add_pi8(m64 m1,m64 m2)
PADDD      m128i _mm_add_epi32(m128i m1,m128i m2)         PADDD      m64 _mm_add_pi32(m64 m1,m64 m2)         PADDQ      m128i _mm_add_epi64(m128i m1,m128i m2)         PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_epi16(m64 m1,m64 m2)         PADDSW      m64 _mm_adds_epi16(m64 m1,m64 m2)         PADDSW      m64 _mm_adds_epi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDW	m128i _mm_add_epi16(m128i m1,m128i m2)
PADDD      m64 _mm_add_pi32(m64 m1,m64 m2)         PADDQ      m128i _mm_add_epi64(m128i m1,m128i m2)         PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDW	
PADDQ      m128i _mm_add_epi64(m128i m1,m128i m2)         PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_epi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDD	m128i _mm_add_epi32(m128i m1,m128i m2)
PADDQ      m64 _mm_add_si64(m64 m1,m64 m2)         PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDD	m64 _mm_add_pi32(m64 m1,m64 m2)
PADDSB      m128i _mm_adds_epi8(m128i m1,m128i m2)         PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDQ	m128i _mm_add_epi64(m128i m1,m128i m2)
PADDSB      m64 _mm_adds_pi8(m64 m1,m64 m2)         PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDQ	m64 _mm_add_si64(m64 m1,m64 m2)
PADDSW      m128i _mm_adds_epi16(m128i m1,m128i m2)         PADDSW      m64 _mm_adds_pi16(m64 m1,m64 m2)         PADDUSB      m128i _mm_adds_epu8(m128i m1,m128i m2)	PADDSB	, ,
PADDSWm64 _mm_adds_pi16(m64 m1,m64 m2) PADDUSBm128i _mm_adds_epu8(m128i m1,m128i m2)	PADDSB	,
PADDUSBm128i _mm_adds_epu8(m128i m1,m128i m2)	PADDSW	m128i _mm_adds_epi16(m128i m1,m128i m2)
· · · · · · · · · · · · · · · · · · · ·	PADDSW	, ,
PADDUSBm64 _mm_adds_pu8(m64 m1,m64 m2)	PADDUSB	· · ·
	PADDUSB	m64 _mm_adds_pu8(m64 m1,m64 m2)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
PADDUSW	m128i _mm_adds_epu16(m128i m1,m128i m2)
PADDUSW	m64 _mm_adds_pu16(m64 m1,m64 m2)
PALIGNR	
	m128i _mm_alignr_epi8 (m128i a,m128i b, int n)
PAND	m128i _mm_and_si128(m128i m1,m128i m2)
PAND	
PANDN	
PANDN	
PAUSE	void _mm_pause(void)
PAVGB	m128i _mm_avg_epu8(m128i a,m128i b)
PAVGB	m64 _mm_avg_pu8(m64 a,m64 b)
PAVGW	m128i _mm_avg_epu16(m128i a,m128i b)
PAVGW	m64 _mm_avg_pu16(m64 a,m64 b)
PBLENDVB	m128i _mm_blendv_epi (m128i v1,m128i v2,m128i mask)
PBLENDW	m128i _mm_blend_epi16(m128i v1,m128i v2, const int mask)
PCLMULQDQ	m128i _mm_clmulepi64_si128 (m128i,m128i, const int)
PCMPEQB	m128i _mm_cmpeq_epi8(m128i m1,m128i m2)
PCMPEQB	m64 _mm_cmpeq_pi8(m64 m1,m64 m2)
PCMPEQQ	m128i _mm_cmpeq_epi64(m128i a,m128i b)
PCMPEQW	m128i _mm_cmpeq_epi16 (m128i m1,m128i m2)
PCMPEQW	m64 _mm_cmpeq_pi16 (m64 m1,m64 m2)
PCMPEQD	
	m128i _mm_cmpeq_epi32(m128i m1,m128i m2)
PCMPEQD	m64 _mm_cmpeq_pi32(m64 m1,m64 m2)
PCMPESTRI	int _mm_cmpestri (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)
DOMESTRA	int _mm_cmpestrz (m128i a, int la,m128i b, int lb, const int mode)
PCMPESTRM	m128i _mm_cmpestrm (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)
	int _mm_cmpestrz (m128i a, int la,m128i b, int lb, const int mode)
PCMPGTB	m128i _mm_cmpgt_epi8 (m128i m1,m128i m2)
PCMPGTB	m64 _mm_cmpgt_pi8 (m64 m1,m64 m2)
PCMPGTW	m128i _mm_cmpgt_epi16(m128i m1,m128i m2)
PCMPGTW	m64 _mm_cmpgt_pi16 (m64 m1,m64 m2)
PCMPGTD	m128i _mm_cmpgt_epi32(m128i m1,m128i m2)
PCMPGTD	m64 _mm_cmpgt_pi32(m64 m1,m64 m2)

Table C-1. Simple Intrinsics (Contd.)

Table C-1. Simple intrinsics (contd.)		
Mnemonic	Intrinsic	
PCMPISTRI	m128i _mm_cmpestrm (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestra (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestrc (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestro (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpestrs (m128i a, int la,m128i b, int lb, const int mode)	
	int _mm_cmpistrz (m128i a,m128i b, const int mode)	
PCMPISTRM	m128i _mm_cmpistrm (m128i a,m128i b, const int mode)	
	int _mm_cmpistra (m128i a,m128i b, const int mode)	
	int _mm_cmpistrc (m128i a,m128i b, const int mode)	
	int _mm_cmpistro (m128i a,m128i b, const int mode)	
	int _mm_cmpistrs (m128i a,m128i b, const int mode)	
	int _mm_cmpistrz (m128i a,m128i b, const int mode)	
PCMPGTQ	m128i _mm_cmpgt_epi64(m128i a,m128i b)	
PEXTRB	int _mm_extract_epi8 (m128i src, const int ndx)	
PEXTRD	int _mm_extract_epi32 (m128i src, const int ndx)	
PEXTRQ	int64 _mm_extract_epi64 (m128i src, const int ndx)	
PEXTRW	int _mm_extract_epi16(m128i a, int n)	
PEXTRW	int _mm_extract_pi16(m64 a, int n)	
	int _mm_extract_epi16 (m128i src, int ndx)	
PHADDD	m64 _mm_hadd_pi32 (m64 a,m64 b)	
	m128i _mm_hadd_epi32 (m128i a,m128i b)	
PHADDSW	m64 _mm_hadds_pi16 (m64 a,m64 b)	
	m128i _mm_hadds_epi16 (m128i a,m128i b)	
PHADDW	m64 _mm_hadd_pi16 (m64 a,m64 b)	
	m128i _mm_hadd_epi16 (m128i a,m128i b)	
PHMINPOSUW	m128i _mm_minpos_epu16(m128i packed_words)	
PHSUBD	m64 _mm_hsub_pi32 (m64 a,m64 b)	
	m128i _mm_hsub_epi32 (m128i a,m128i b)	
PHSUBSW	m64 _mm_hsubs_pi16 (m64 a,m64 b)	
	m128i _mm_hsubs_epi16 (m128i a,m128i b)	
PHSUBW	m64 _mm_hsub_pi16 (m64 a,m64 b)	
	m128i _mm_hsub_epi16 (m128i a,m128i b)	
PINSRB	m128i _mm_insert_epi8(m128i s1, int s2, const int ndx)	
PINSRD	m128i _mm_insert_epi32(m128i s2, int s, const int ndx)	
PINSRQ	m128i _mm_insert_epi64(m128i s2,int64 s, const int ndx)	
PINSRW	m128i _mm_insert_epi16(m128i a, int d, int n)	
PINSRW	m64 _mm_insert_pi16(m64 a, int d, int n)	
PMADDUBSW	m64 _mm_maddubs_pi16 (m64 a,m64 b)	
-	m128i _mm_maddubs_epi16 (m128i a,m128i b)	
PMADDWD	m128i _mm_madd_epi16(m128i m1m128i m2)	
PMADDWD	m64 _mm_madd_pi16(m64 m1,m64 m2)	

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
PMAXSB	m128i _mm_max_epi8(m128i a,m128i b)
PMAXSD	m128i _mm_max_epi32(m128i a,m128i b)
PMAXSW	m128i _mm_max_epi16(m128i a,m128i b)
PMAXSW	m64 _mm_max_pi16(m64 a,m64 b)
PMAXUB	m128i _mm_max_epu8(m128i a,m128i b)
PMAXUB	m64 _mm_max_pu8(m64 a,m64 b)
PMAXUD	m128i _mm_max_epu32(m128i a,m128i b)
PMAXUW	m128i _mm_max_epu16(m128i a,m128i b)
PMINSB	_m128i _mm_min_epi8(m128i a,m128i b)
PMINSD	m128i _mm_min_epi32(m128i a,m128i b)
PMINSW	m128i _mm_min_epi16(m128i a,m128i b)
PMINSW	m64 _mm_min_pi16(m64 a,m64 b)
PMINUB	m128i _mm_min_epu8(m128i a,m128i b)
PMINUB	m64 _mm_min_pu8(m64 a,m64 b)
PMINUD	m128i _mm_min_epu32 (m128i a,m128i b)
PMINUW	m128i _mm_min_epu16 (m128i a,m128i b)
PMOVMSKB	int _mm_movemask_epi8(m128i a)
PMOVMSKB	int _mm_movemask_pi8(m64 a)
PMOVSXBW	m128i _mm_ cvtepi8_epi16(m128i a)
PMOVSXBD	m128i _mm_ cvtepi8_epi32(m128i a)
PMOVSXBQ	m128i _mm_ cvtepi8_epi64(m128i a)
PMOVSXWD	m128i _mm_ cvtepi16_epi32(m128i a)
PMOVSXWQ	m128i _mm_ cvtepi16_epi64(m128i a)
PMOVSXDQ	m128i _mm_ cvtepi32_epi64(m128i a)
PMOVZXBW	m128i _mm_ cvtepu8_epi16(m128i a)
PMOVZXBD	m128i _mm_ cvtepu8_epi32(m128i a)
PMOVZXBQ	m128i _mm_ cvtepu8_epi64(m128i a)
PMOVZXWD	m128i _mm_ cvtepu16_epi32(m128i a)
PMOVZXWQ	m128i _mm_ cvtepu16_epi64(m128i a)
PMOVZXDQ	m128i _mm_ cvtepu32_epi64(m128i a)
PMULDQ	m128i _mm_mul_epi32(m128i a,m128i b)
PMULHRSW	m64 _mm_mulhrs_pi16 (m64 a,m64 b)
	m128i _mm_mulhrs_epi16 (m128i a,m128i b)
PMULHUW	m128i _mm_mulhi_epu16(m128i a,m128i b)
PMULHUW	m64 _mm_mulhi_pu16(m64 a,m64 b)
PMULHW	m128i _mm_mulhi_epi16(m128i m1,m128i m2)
PMULHW	m64 _mm_mulhi_pi16(m64 m1,m64 m2)
PMULLUD	m128i _mm_mullo_epi32(m128i a,m128i b)
PMULLW	m128i _mm_mullo_epi16(m128i m1,m128i m2)
PMULLW	m64 _mm_mullo_pi16(m64 m1,m64 m2)

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
PMULUDQ		
11102000	m128i _mm_mul_epu32(m128i m1,m128i m2)	
POPCNT	int _mm_popcnt_u32(unsigned int a)	
I OI CIVI	int64_t _mm_popcnt_u64(unsignedint64 a)	
POR	m64 _mm_or_si64(m64 m1,m64 m2)	
POR	m128i _mm_or_si128(m128i m1,m128i m2)	
PREFETCHh	void _mm_prefetch(char *a, int sel)	
PSADBW	m128i _mm_sad_epu8(m128i a,m128i b)	
PSADBW	m64 _mm_sad_pu8(m64 a,m64 b)	
PSHUFB	m64 _mm_shuffle_pi8 (m64 a,m64 b)	
PSHUEB	· · ·	
חבו וווכף	m128i _mm_shuffle_epi8 (m128i a,m128i b)	
PSHUFD	m128i _mm_shuffle_epi32(m128i a, int n)	
PSHUFHW	m128i _mm_shufflehi_epi16(m128i a, int n)	
PSHUFLW	m128i _mm_shufflelo_epi16(m128i a, int n)	
PSHUFW	m64 _mm_shuffle_pi16(m64 a, int n)	
PSIGNB	m64 _mm_sign_pi8 (m64 a,m64 b)	
	m128i _mm_sign_epi8 (m128i a,m128i b)	
PSIGND	m64 _mm_sign_pi32 (m64 a,m64 b)	
	m128i _mm_sign_epi32 (m128i a,m128i b)	
PSIGNW	m64 _mm_sign_pi16 (m64 a,m64 b)	
	m128i _mm_sign_epi16 (m128i a,m128i b)	
PSLLW	m128i _mm_sll_epi16(m128i m,m128i count)	
PSLLW	m128i _mm_slli_epi16(m128i m, int count)	
PSLLW	m64 _mm_sll_pi16(m64 m,m64 count)	
	m64 _mm_slli_pi16(m64 m, int count)	
PSLLD	m128i _mm_slli_epi32(m128i m, int count)	
	m128i _mm_sll_epi32(m128i m,m128i count)	
PSLLD	m64 _mm_slli_pi32(m64 m, int count)	
	m64 _mm_sll_pi32(m64 m,m64 count)	
PSLLQ	m64 _mm_sll_si64(m64 m,m64 count)	
	m64 _mm_slli_si64(m64 m, int count)	
PSLLQ	m128i _mm_sll_epi64(m128i m,m128i count)	
	m128i _mm_slli_epi64(m128i m, int count)	
PSLLDQ	m128i _mm_slli_si128(m128i m, int imm)	
PSRAW	m128i _mm_sra_epi16(m128i m,m128i count)	
	m128i _mm_srai_epi16(m128i m, int count)	
PSRAW	m64 _mm_sra_pi16(m64 m,m64 count)	
	m64 _mm_srai_pi16(m64 m, int count)	
PSRAD	m128i _mm_sra_epi32 (m128i m,m128i count)	
	m128i _mm_srai_epi32 (m128i m, int count)	
PSRAD	m64 _mm_sra_pi32 (m64 m,m64 count)	
	<u> </u>	

Table C-1. Simple Intrinsics (Contd.)

Manageria		
Mnemonic Intrinsic		
	m64 _mm_srai_pi32 (m64 m, int count)	
PSRLW	_m128i _mm_srl_epi16 (m128i m,m128i count)	
	m128i _mm_srli_epi16 (m128i m, int count)	
	m64 _mm_srl_pi16 (m64 m,m64 count)	
	m64 _mm_srli_pi16(m64 m, int count)	
PSRLD	m128i _mm_srl_epi32 (m128i m,m128i count)	
	m128i _mm_srli_epi32 (m128i m, int count)	
PSRLD	m64 _mm_srl_pi32 (m64 m,m64 count)	
	m64 _mm_srli_pi32 (m64 m, int count)	
PSRLQ	m128i _mm_srl_epi64 (m128i m,m128i count)	
	m128i _mm_srli_epi64 (m128i m, int count)	
PSRLQ	m64 _mm_srl_si64 (m64 m,m64 count)	
	m64 _mm_srli_si64 (m64 m, int count)	
PSRLDQ	m128i _mm_srli_si128(m128i m, int imm)	
PSUBB	m128i _mm_sub_epi8(m128i m1,m128i m2)	
PSUBB	m64 _mm_sub_pi8(m64 m1,m64 m2)	
PSUBW	m128i _mm_sub_epi16(m128i m1,m128i m2)	
PSUBW	m64 _mm_sub_pi16(m64 m1,m64 m2)	
PSUBD	m128i _mm_sub_epi32(m128i m1,m128i m2)	
PSUBD	m64 _mm_sub_pi32(m64 m1,m64 m2)	
PSUBQ	m128i _mm_sub_epi64(m128i m1,m128i m2)	
PSUBQ	m64 _mm_sub_si64(m64 m1,m64 m2)	
PSUBSB	m128i _mm_subs_epi8(m128i m1,m128i m2)	
PSUBSB	m64 _mm_subs_pi8(m64 m1,m64 m2)	
PSUBSW	m128i _mm_subs_epi16(m128i m1,m128i m2)	
PSUBSW	m64 _mm_subs_pi16(m64 m1,m64 m2)	
PSUBUSB	m128i _mm_subs_epu8(m128i m1,m128i m2)	
PSUBUSB	m64 _mm_subs_pu8(m64 m1,m64 m2)	
PSUBUSW	m128i _mm_subs_epu16(m128i m1,m128i m2)	
PSUBUSW	m64 _mm_subs_pu16(m64 m1,m64 m2)	
PTEST	int _mm_testz_si128(m128i s1,m128i s2)	
	int _mm_testc_si128(m128i s1,m128i s2)	
	int _mm_testnzc_si128(m128i s1,m128i s2)	
PUNPCKHBW	m64 _mm_unpackhi_pi8(m64 m1,m64 m2)	
PUNPCKHBW	m128i _mm_unpackhi_epi8(m128i m1,m128i m2)	
PUNPCKHWD	m64 _mm_unpackhi_pi16(m64 m1,m64 m2)	
PUNPCKHWD	m128i _mm_unpackhi_epi16(m128i m1,m128i m2)	
PUNPCKHDQ	m64 _mm_unpackhi_pi32(m64 m1,m64 m2)	
PUNPCKHDQ		
PUNPCKHQDQ		
PUNPCKLBW		

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic	
PUNPCKLBW	m128i _mm_unpacklo_epi8 (m128i m1,m128i m2)	
PUNPCKLWD	m64 _mm_unpacklo_pi16(m64 m1,m64 m2)	
PUNPCKLWD	m128i _mm_unpacklo_epi16(m128i m1,m128i m2)	
PUNPCKLDQ	m64 _mm_unpacklo_pi32(m64 m1,m64 m2)	
PUNPCKLDQ	m128i _mm_unpacklo_epi32(m128i m1,m128i m2)	
PUNPCKLQDQ	m128i _mm_unpacklo_epi64(m128i m1,m128i m2)	
PXOR	m64 _mm_xor_si64(m64 m1,m64 m2)	
PXOR	m128i _mm_xor_si128(m128i m1,m128i m2)	
RCPPS	m128 _mm_rcp_ps(m128 a)	
RCPSS	m128 _mm_rcp_ss(m128 a)	
ROUNDPD	m128 mm_round_pd(m128d s1, int iRoundMode)	
	m128 mm_floor_pd(m128d s1)	
	m128 mm_ceil_pd(m128d s1)	
ROUNDPS	m128 mm_round_ps(m128 s1, int iRoundMode)	
	m128 mm_floor_ps(m128 s1)	
	m128 mm_ceil_ps(m128 s1)	
ROUNDSDm128d mm_round_sd(m128d dst,m128d s1, int iRoundMode)		
	m128d mm_floor_sd(m128d dst,m128d s1)	
	m128d mm_ceil_sd(m128d dst,m128d s1)	
ROUNDSS	m128 mm_round_ss(m128 dst,m128 s1, int iRoundMode)	
	m128 mm_floor_ss(m128 dst,m128 s1)	
	m128 mm_ceil_ss(m128 dst,m128 s1)	
RSQRTPS	m128 _mm_rsqrt_ps(m128 a)	
RSQRTSS	m128 _mm_rsqrt_ss(m128 a)	
SFENCE	void_mm_sfence(void)	
SHUFPD	m128d _mm_shuffle_pd(m128d a,m128d b, unsigned int imm8)	
SHUFPS	m128 _mm_shuffle_ps(m128 a,m128 b, unsigned int imm8)	
SQRTPD	m128d _mm_sqrt_pd(m128d a)	
SQRTPS	m128 _mm_sqrt_ps(m128 a)	
SQRTSD	m128d _mm_sqrt_sd(m128d a)	
SQRTSS	m128 _mm_sqrt_ss(m128 a)	
STMXCSR	_mm_getcsr(void)	
SUBPD	m128d _mm_sub_pd(m128d a,m128d b)	
SUBPS	m128 _mm_sub_ps(m128 a,m128 b)	
SUBSD	m128d _mm_sub_sd(m128d a,m128d b)	
SUBSS	m128 _mm_sub_ss(m128 a,m128 b)	
UCOMISD	int _mm_ucomieq_sd(m128d a,m128d b)	
	int _mm_ucomilt_sd(m128d a,m128d b)	
	int _mm_ucomile_sd(m128d a,m128d b)	
	int _mm_ucomigt_sd(m128d a,m128d b)	
	int _mm_ucomige_sd(m128d a,m128d b)	

Table C-1. Simple Intrinsics (Contd.)

Mnemonic	Intrinsic
	int _mm_ucomineq_sd(m128d a,m128d b)
UCOMISS	int _mm_ucomieq_ss(m128 a,m128 b)
	int _mm_ucomilt_ss(m128 a,m128 b)
	int _mm_ucomile_ss(m128 a,m128 b)
	int _mm_ucomigt_ss(m128 a,m128 b)
	int _mm_ucomige_ss(m128 a,m128 b)
	int _mm_ucomineq_ss(m128 a,m128 b)
UNPCKHPD	m128d _mm_unpackhi_pd(m128d a,m128d b)
UNPCKHPS	m128 _mm_unpackhi_ps(m128 a,m128 b)
UNPCKLPD	m128d _mm_unpacklo_pd(m128d a,m128d b)
UNPCKLPS	m128 _mm_unpacklo_ps(m128 a,m128 b)
XORPD	m128d _mm_xor_pd(m128d a,m128d b)
XORPS	m128 _mm_xor_ps(m128 a,m128 b)

## C.2 COMPOSITE INTRINSICS

Table C-2. Composite Intrinsics

Mnemonic	Intrinsic
(composite)	m128i _mm_set_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_set_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_set_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w1,short w0)
(composite)	m128i _mm_set_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7,char w6, char w5, char w4, char w3, char w2,char w1, char w0)
(composite)	m128i _mm_set1_epi64(m64 q)
(composite)	m128i _mm_set1_epi32(int a)
(composite)	m128i _mm_set1_epi16(short a)
(composite)	m128i _mm_set1_epi8(char a)
(composite)	m128i _mm_setr_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_setr_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_setr_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w, short w0)
(composite)	m128i _mm_setr_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8,char w7, char w6,char w5, char w4, char w3, char w2,char w1,char w0)
(composite)	m128i _mm_setzero_si128()
(composite)	m128 _mm_set_ps1(float w) m128 _mm_set1_ps(float w)
(composite)	m128cmm_set1_pd(double w)
(composite)	m128d _mm_set_sd(double w)
(composite)	m128d _mm_set_pd(double z, double y)
(composite)	m128 _mm_set_ps(float z, float y, float x, float w)
(composite)	m128d _mm_setr_pd(double z, double y)
(composite)	m128 _mm_setr_ps(float z, float y, float x, float w)

Table C-2. Composite Intrinsics (Contd.)

Mnemonic	Intrinsic
(composite)	m128d _mm_setzero_pd(void)
(composite)	m128 _mm_setzero_ps(void)
MOVSD + shuffle	m128d _mm_load_pd(double * p) m128d _mm_load1_pd(double *p)
MOVSS + shuffle	m128 _mm_load_ps1(float * p) m128 _mm_load1_ps(float *p)
MOVAPD + shuffle	m128d _mm_loadr_pd(double * p)
MOVAPS + shuffle	m128 _mm_loadr_ps(float * p)
MOVSD + shuffle	void _mm_store1_pd(double *p,m128d a)
MOVSS + shuffle	void _mm_store_ps1(float * p,m128 a) void _mm_store1_ps(float *p,m128 a)
MOVAPD + shuffle	_mm_storer_pd(double * p,m128d a)
MOVAPS + shuffle	_mm_storer_ps(float * p,m128 a)

Numerics	ANDPD- Bitwise Logical AND of Packed Double Precision
0000, B-41	Floating-Point Values, 3-87
MADD, 5-222, 5-237	ANDPD instruction, 3-80
MSUB, 5-271, 5-287	ANDPS- Bitwise Logical AND of Packed Single Precision
64-bit mode	Floating-Point Values, 3-90
control and debug registers, 2-12	Architectural Performance Monitoring Extended Enumeration
default operand size, 2-12	Leaf, 3-243
direct memory-offset MOVs, 2-11	Arctangent, x87 FPU operation, 3-424
general purpose encodings, B-18	ARPL instruction, 3-93
immediates, 2-11	authenticated code execution mode, 7-3
introduction, 2-7	
machine instructions, B-1	В
reg (reg) field, B-4	Base (operand addressing), 2-3
REX prefixes, 2-7, B-2	BCD integers
RIP-relative addressing, 2-11	packed, 3-325, 3-327, 3-374, 3-376
SIMD encodings, B-37	unpacked, 3-19, 3-21, 3-23, 3-25
special instruction encodings, B-61	BEXTR—Bit Field Extract, 3-95
summary table notation, 3-8	BLENDPD — Blend Packed Double Precision Floating-Point Values
	3-96
A	BLENDPS — Blend Packed Single Precision Floating-Point Values,
	3-98
AAA instruction, 3-19, 3-21	BLSI-Extract Lowest Set Isolated Bit, 3-105
AAD instruction, 3-21	BLSMSK - Get Mask Up to Lowest Set Bit, 3-106
AAM instruction, 3-23	BLSR —Reset Lowest Set Bit, 3-107
AAS instruction, 3-25 ADC instruction, 3-27, 3-621	BNDCL—Check Lower Bound, 3-108
	BNDCU/BNDCN—Check Upper Bound, 3-110
ADD instruction, 3-19, 3-32, 3-325, 3-621 ADDPD instruction, 3-34	BNDLDX—Load Extended Bounds Using Address Translation,
ADDPS- Add Packed Single Precision Floating-Point Values, 3-37	3-112
Addressing methods	BNDMK—Make Bounds, 3-115
RIP-relative, 2-11	BNDMOV—Move Bounds, 3-117
ADDSD- Add Scalar Double Precision Floating-Point Values, 3-40	BNDSTX—Store Extended Bounds Using Address Translation,
ADDSS- Add Scalar Single Precision Floating-Point Values, 3-42	3-120
ADDSUBPD instruction, 3-44	bootstrap processor, 7-16, 7-21, 7-29, 7-30
ADDSUBPS instruction, 3-46	BOUND instruction, 3-123
ADOX — Unsigned Integer Addition of Two Operands with	BOUND range exceeded exception (#BR), 3-123
Overflow Flag, 3-49	BOUND—Check Array Index Against Bounds, 3-123
AESDEC128KL—Perform Ten Rounds of AES Decryption Flow	Branch hints, 2-2
Using 128-Bit Key, 3-53	Brand information, 3-261
AESDEC256KL—Perform 14 Rounds of AES Decryption Flow Using	processor brand index, 3-263
256-Bit Key, 3-55	processor brand string, 3-261
AESDECLAST—Perform Last Round of an AES Decryption Flow,	BSF instruction, 3-125
3-57	BSR instruction, 3-127
AESDEC—Perform One Round of an AES Decryption Flow, 3-51	BSWAP instruction, 3-129
AESDECWIDE128KL—Perform Ten Rounds of AES Decryption	BT instruction, 3-130
Flow on 8 Blocks with 128-Bit Key, 3-59	BTC instruction, 3-132, 3-621
AESDECWIDE256KL—Perform 14 Rounds of AES Decryption Flow	BTR instruction, 3-134, 3-621
on 8 Blocks with 256-Bit Key, 3-61	BTS instruction, 3-136, 3-621
AESENC128KL—Perform Ten Rounds of AES Encryption Flow	BZHI —Zero High Bits Starting with Specified Bit Position, 3-138
Using 128-Bit Key, 3-65	
AESENC256KL—Perform 14 Rounds of AES Encryption Flow Using	C
256-Bit Key, 3-67	Cache and TLB information, 3-254
AESENCLAST—Perform Last Round of an AES Encryption Flow,	Cache Inclusiveness, 3-224
3-69	Caches, invalidating (flushing), 3-542, 6-3
AESENC—Perform One Round of an AES Encryption Flow, 3-63	CALL instruction, 3-139
AESENCWIDE128KL—Perform Ten Rounds of AES Encryption	GETSEC, 7-3
Flow on 8 Blocks with 128-Bit Key, 3-71	CBW instruction, 3-156
AESENCWIDE256KL—Perform 14 Rounds of AES Encryption Flow	CDQ instruction, 3-324
on 8 Blocks with 256-Bit Key, 3-73	CDQE instruction, 3-156
AESIMC—Perform the AES InvMixColumn Transformation, 3-75	CF (carry) flag, EFLAGS register, 3-32, 3-130, 3-132, 3-134, 3-136,
AESKEYGENASSIST - AES Round Key Generation Assist, 3-76	3-158, 3-174, 3-329, 3-512, 3-517, 4-148, 4-533, 4-610,
AND instruction, 3-78, 3-621 ANDNPS- Bitwise Logical AND NOT of Packed Single Precision	4-636, 4-639, 4-682
Floating-Point Values, 3-84	CLC instruction, 3-158
i idatiliy-ruilit values, 3-84	CLD instruction, 3-159

CLFLUSH instruction, 3-162, 3-164	FXRSTOR flag, 3-254
CPUID flag, 3-253	IA-32e mode available, 3-246
CLI instruction, 3-166	input limits for EAX, 3-247
CLTS instruction, 3-170	L1 Context ID, 3-251
CMC instruction, 3-174	local APIC physical ID, 3-250
CMOVcc flag, 3-253	machine check architecture, 3-253
CMOVcc instructions, 3-175	machine check exception, 3-253
CPUID flag, 3-253	memory type range registers, 3-253
CMP instruction, 3-179	MONITOR feature information, 3-258
CMPPD- Compare Packed Double Precision Floating-Point Values,	MONITOR/MWAIT flag, 3-251
3-186	MONITOR/MWAIT leaf, 3-224, 3-225, 3-230, 3-231, 3-237, 3-243
CMPPS- Compare Packed Single Precision Floating-Point Values,	MWAIT feature information, 3-258
3-193	page attribute table, 3-253
CMPS instruction, 3-199, 4-563	page size extension, 3-253
CMPSB instruction, 3-199	performance monitoring features, 3-259
CMPSD- Compare Scalar Double Precision Floating-Point Values,	physical address bits, 3-247
3-203	physical address extension, 3-253
CMPSD instruction, 3-199	power management, 3-258, 3-259, 3-260, 3-261
CMPSQ instruction, 3-199	processor brand index, 3-250, 3-261
CMPSS- Compare Scalar Single Precision Floating-Point Values,	processor brand string, 3-246, 3-261
3-208	processor serial number, 3-223, 3-253
CMPSW instruction, 3-199	processor type field, 3-248
CMPXCHG instruction, 3-213, 3-621	RDMSR flag, 3-253
CMPXCHG16B instruction, 3-215	returned in EBX, 3-250
CPUID bit, 3-251	returned in ECX & EDX, 3-250
CMPXCHG8B instruction, 3-215	self snoop, 3-254
CPUID flag, 3-253	SpeedStep technology, 3-251
COMISD- Compare Scalar Ordered Double Precision Floating-Point	SS2 extensions flag, 3-254
Values and Set EFLAGS, 3-218	SSE extensions flag, 3-254
COMISS- Compare Scalar Ordered Single Precision Floating-Point	SSE3 extensions flag, 3-251
Values and Set EFLAGS, 3-220	SSSE3 extensions flag, 3-251
Compatibility mode	SYSENTER flag, 3-253
introduction, 2-7 see 64-bit mode	SYSEXIT flag, 3-253 thormal management, 3-258, 3-250, 3-260, 3-261
summary table notation, 3-9	thermal management, 3-258, 3-259, 3-260, 3-261 thermal monitor, 3-251, 3-254
Condition code flags, EFLAGS register, 3-175	time stamp counter, 3-253
Condition code flags, x87 FPU status word	using CPUID, 3-222
flags affected by instructions, 3-15	vendor ID string, 3-247
setting, 3-460, 3-462, 3-465	version information, 3-223, 3-258
Conditional jump, 3-558	virtual 8086 Mode flag, 3-253
Conforming code segment, 3-592	virtual address bits, 3-247
Constants (floating point), loading, 3-414	WRMSR flag, 3-253
Control registers, moving values to and from, 4-39	CQO instruction, 3-324
Cosine, x87 FPU operation, 3-390, 3-442	CRO control register, 4-655
CPL, 3-166, 5-170	CS register, 3-140, 3-527, 3-549, 3-564, 4-36, 4-397
CPUID instruction, 3-222, 3-253	CVTDQ2PD- Convert Packed Doubleword Integers to Packed
36-bit page size extension, 3-253	Double Precision Floating-Point Values, 3-274
APIC on-chip, 3-253	CVTDQ2PD instruction, 3-271
AVX256P Converged Vector ISA Information, 3-261	CVTDQ2PS- Convert Packed Doubleword Integers to Packed
basic CPUID information, 3-223	Single Precision Floating-Point Values, 3-277
cache and TLB characteristics, 3-223	CVTPD2DQ- Convert Packed Double Precision Floating-Point
CLFLUSH flag, 3-253	Values to Packed Doubleword Integers, 3-280
CLFLUSH instruction cache line size, 3-250	CVTPD2PI instruction, 3-284
CMPXCHG16B flag, 3-251	CVTPD2PS- Convert Packed Double Precision Floating-Point
CMPXCHG8B flag, 3-253	Values to Packed Single Precision Floating-Point Values,
CPL qualified debug store, 3-251	3-285
debug extensions, CR4.DE, 3-253	CVTPI2PD instruction, 3-289
debug store supported, 3-254	CVTPI2PS instruction, 3-290
deterministic cache parameters leaf, 3-223, 3-226, 3-228, 3-229,	CVTPS2DQ- Convert Packed Single Precision Floating-Point Values
3-231, 3-232, 3-233, 3-234, 3-235, 3-236, 3-237, 3-242, 3-243,	to Packed Signed Doubleword Integer Values, 3-291
3-244, 3-245	CVTPS2PI instruction, 3-297
extended function information, 3-243, 3-244, 3-245	CVTSD2SI- Convert Scalar Double Precision Floating-Point Value
feature information, 3-252	to Doubleword Integer, 3-298
FPU on-chip, 3-253	CVTSI2SS- Convert Doubleword Integer to Scalar Single Precision
FSAVE flag, 3-254	Floating-Point Value, 3-305

CVTSS2SD- Convert Scalar Single Precision Floating-Point Value to Scalar Double Precision Floating-Point Value, 3-307	See machine instructions, opcodes ENDBR32—Terminate an Indirect Branch in 32-bit and
CVTSS2SI- Convert Scalar Single Precision Floating-Point Value to	Compatibility Mode, 3-354
Doubleword Integer, 3-309 CVTTPD2DQ- Convert with Truncation Packed Double Precision	ENTER instruction, 3-362 GETSEC, 7-3, 7-10
Floating-Point Values to Packed Doubleword Integers,	ES register, 3-598, 4-180, 4-612, 4-673
3-311	ESI register, 3-199, 3-623, 4-112, 4-180, 4-669
CVTTPD2PI instruction, 3-315	ESP register, 3-140
CVTTPS2DQ- Convert with Truncation Packed Single Precision	EVEX.R, 3-5
Floating-Point Values to Packed Signed Doubleword Integer Values, 3-316	Exceptions BOUND range exceeded (#BR), 3-123
CVTTPS2PI instruction, 3-319	overflow exception (#OF), 3-527
CVTTSD2SI- Convert with Truncation Scalar Double Precision	returning from, 3-549
Floating-Point Value to Signed Integer, 3-320	GETSEC, 7-3, 7-5
CVTTSS2SI- Convert with Truncation Scalar Single Precision	Exponent, extracting from floating-point number, 3-480
Floating-Point Value to Integer, 3-322	Extract exponent and significand, x87 FPU operation, 3-480
CWD instruction, 3-324	EXTRACTPS- Extract packed floating-point values, 3-365
CWDE instruction, 3-156 C/C++ compiler intrinsics	
compiler functional equivalents, C-1	F
composite, C-14	F2XM1 instruction, 3-367, 3-480
description of, 3-12	FABS instruction, 3-369
lists of, C-1	FADD instruction, 3-371 FADDP instruction, 3-371
simple, C-2	Far pointer, loading, 3-598
	Far return, RET instruction, 4-566
D	FBLD instruction, 3-374
D (default operation size) flag, segment descriptor, 4-401	FBSTP instruction, 3-376
DAA instruction, 3-325	FCHS instruction, 3-378
DAS instruction, 3-327	FCLEX instruction, 3-380
Debug registers, moving value to and from, 4-42 DEC instruction, 3-329, 3-621	FCMOVcc instructions, 3-382 FCOM instruction, 3-384
Decinstitution, 3-329, 3-021 Denormalized finite number, 3-465	FCOMI instruction, 3-387
Detecting and Enabling SMX	FCOMIP instruction, 3-387
level 2, 7-1	FCOMP instruction, 3-384
DF (direction) flag, EFLAGS register, 3-159, 3-200, 3-524, 3-623,	FCOMPP instruction, 3-384
4-112, 4-180, 4-612, 4-669	FCOS instruction, 3-390
Displacement (operand addressing), 2-3 DIV instruction, 3-331	FDECSTP instruction, 3-392 FDIV instruction, 3-393
Divide error exception (#DE), 3-331	FDIVP instruction, 3-393
DIVPD- Divide Packed Double Precision Floating-Point Values,	FDIVR instruction, 3-396
3-334	FDIVRP instruction, 3-396
DIVPS- Divide Packed Single Precision Floating-Point Values, 3-337	Feature information, processor, 3-222
DIVSD- Divide Scalar Double Precision Floating-Point Values, 3-340	FFREE instruction, 3-399
DIVSS- Divide Scalar Single Precision Floating-Point Values, 3-342 DS register, 3-199, 3-598, 3-623, 4-112, 4-180	FIADD instruction, 3-371 FICOM instruction, 3-400
D3 register, 3-199, 3-390, 3-023, 4-112, 4-100	FICOMP instruction, 3-400
c	FIDIV instruction, 3-393
E	FIDIVR instruction, 3-396
EDI register, 4-612, 4-669, 4-673 Effective address, 3-605	FILD instruction, 3-402
EFLAGS register	FIMUL instruction, 3-420
condition codes, 3-177, 3-382, 3-387	FINCSTP instruction, 3-404 FINIT instruction, 3-405
flags affected by instructions, 3-14	FINIT/FNINIT instructions, 3-435
popping, 4-405	FIST instruction, 3-407
popping on return from interrupt, 3-549	FISTP instruction, 3-407
pushing, 4-526	FISTTP instruction, 3-410
pushing on interrupts, 3-527 saving, 4-598	FISUB instruction, 3-454
status flags, 3-179, 3-561, 4-620, 4-713	FISUBR instruction, 3-457
EIP register, 3-140, 3-527, 3-549, 3-564	FLD instruction, 3-412 FLD1 instruction, 3-414
EMMS instruction, 3-349	FLDCW instruction, 3-416
ENCODEKEY128—Encode 128-Bit Key, 3-350	FLDENV instruction, 3-418
ENCODEKEY256—Encode 256-Bit Key, 3-352	FLDL2E instruction, 3-414
Encodings	FLDL2T instruction, 3-414

FLDLG2 instruction, 3-414	64-bit encodings, B-18
FLDLN2 instruction, 3-414	non-64-bit encodings, B-7
FLDPI instruction, 3-414	General-purpose registers
FLDZ instruction, 3-414	moving value to and from, 4-36
Floating point instructions	popping all, 4-401
machine encodings, B-61	pushing all, 4-524
Floating-point exceptions	GETSEC, 7-1, 7-2, 7-5
SSE and SSE2 SIMD, 3-16, 3-17	GS register, 3-598
x87 FPU, 3-16	
Flushing	H
caches, 3-542, 6-3	HADDPD instruction, 3-493, 3-494
TLB entry, 3-544	HADDPS instruction, 3-496
FMUL instruction, 3-420 FMULP instruction, 3-420	HLT instruction, 3-499
FNCLEX instruction, 3-420	HSUBPD instruction, 3-502
FNINIT instruction, 3-405	HSUBPS instruction, 3-505
FNOP instruction, 3-423	
FNSAVE instruction, 3-435	I
FNSTCW instruction, 3-448	IA 22a mada
FNSTENV instruction, 3-418, 3-450	IA-32e mode
FNSTSW instruction, 3-452	CPUID flag, 3-246
FPATAN instruction, 3-424	introduction, 2-7, 2-13, 2-21, 2-36 see 64-bit mode
FPREM instruction, 3-426	see compatibility mode
FPREM1 instruction, 3-428	IDIV instruction, 3-508
FPTAN instruction, 3-430	IDT (interrupt descriptor table), 3-528, 3-611
FRNDINT instruction, 3-432	IDTR (interrupt descriptor table register), 3-611, 4-651
FRSTOR instruction, 3-433	IF (interrupt enable) flag, EFLAGS register, 3-166, 4-670
FS register, 3-598	Immediate operands, 2-3
FSAVE instruction, 3-435	IMUL instruction, 3-511
FSAVE/FNSAVE instructions, 3-433	IN instruction, 3-515
FSCALE instruction, 3-438	INC instruction, 3-517, 3-621
FSIN instruction, 3-440	Index (operand addressing), 2-3
FSINCOS instruction, 3-442	Initialization x87 FPU, 3-405
FSQRT instruction, 3-444	initiating logical processor, 7-4, 7-5, 7-10, 7-21, 7-22
FST instruction, 3-446	INS instruction, 3-524, 4-563
FSTCW instruction, 3-448 FSTENV instruction, 3-450	INSB instruction, 3-524
FSTP instruction, 3-446	INSD instruction, 3-524
FSTSW instruction, 3-452	INSERTPS- Insert Scalar Single Precision Floating-Point Value,
FSUB instruction, 3-454	3-521
FSUBP instruction, 3-454	instruction encodings, B-58, B-64, B-70
FSUBR instruction, 3-457	Instruction format
FSUBRP instruction, 3-457	base field, 2-3
FTST instruction, 3-460	description of reference information, 3-1
FUCOM instruction, 3-462	displacement, 2-3 immediate, 2-3
FUCOMI instruction, 3-387	index field, 2-3
FUCOMIP instruction, 3-387	Mod field, 2-3
FUCOMP instruction, 3-462	ModR/M byte, 2-3
FUCOMPP instruction, 3-462	opcode, 2-3
FXAM instruction, 3-465	prefixes, 2-1
FXCH instruction, 3-467	reg/opcode field, 2-3
FXRSTOR instruction, 3-469	r/m field, 2-3
CPUID flag, 3-254	scale field, 2-3
FXSAVE instruction, 3-472, 5-790, 6-36, 6-49, 6-54, 6-58, 6-61, 6-64,	SIB byte, 2-3
6-67, 6-70	See also: machine instructions, opcodes
CPUID flag, 3-254	Instruction reference, nomenclature, 3-1
FXTRACT instruction, 3-438, 3-480 FYL2X instruction, 3-482	Instruction set, reference, 3-1
FYL2X IIIST dection, 3-482 FYL2XP1 instruction, 3-484	INSW instruction, 3-524
i iceni i iisu ucuoii, o-404	INT 3 instruction, 3-527
	Integer, storing, x87 FPU data type, 3-407
G	Intel 64 architecture
GDT (global descriptor table), 3-611, 3-614	instruction format, 2-1
GDTR (global descriptor table register), 3-611, 4-625	Intel® Trusted Execution Technology, 7-3
General-purpose instructions	Inter-privilege level

call, CALL instruction, 3-139	LTR instruction, 3-632
return, RET instruction, 4-566	LZCNT - Count the Number of Leading Zero Bits, 3-634
Interrupts	
returning from, 3-549	M
software, 3-527	
INTn instruction, 3-527	Machine check architecture
INTO instruction, 3-527	CPUID flag, 3-253
Intrinsics	description, 3-253
compiler functional equivalents, C-1	Machine instructions
composite, C-14	64-bit mode, B-1 condition test (tttn) field, B-6
description of, 3-12	direction bit (d) field, B-6
list of, C-1	floating-point instruction encodings, B-61
simple, C-2	general description, B-1
INVD instruction, 3-542	general-purpose encodings, B-7–B-37
INVLPG instruction, 3-544	legacy prefixes, B-1
IOPL (I/O privilege level) field, EFLAGS register, 3-166	MMX encodings, B-38–B-41
IRET instruction, 3-549	opcode fields, B-2
IRETD instruction, 3-549	operand size (w) bit, B-4
	P6 family encodings, B-41
J	Pentium processor family encodings, B-37
Jcc instructions, 3-558	reg (reg) field, B-3, B-4
JMP instruction, 3-563	REX prefixes, B-2
Jump operation, 3-563	segment register (sreg) field, B-5
	sign-extend (s) bit, B-5
L	SIMD 64-bit encodings, B-37
	special 64-bit encodings, B-61
L1 Context ID, 3-251	special fields, B-2
LAHF instruction, 3-591	special-purpose register (eee) field, B-5
LAR instruction, 3-592 Last branch	SSE encodings, B-42–B-47
interrupt & exception recording	SSE2 encodings, B-47–B-56
description of, 4-581	SSE3 encodings, B-57–B-58
LDDQU instruction, 3-595	SSSE3 encodings, B-58–B-60
LDMXCSR instruction, 3-597, 4-540, 6-7	VMX encodings, B-112–??, B-113
LDS instruction, 3-598	See also: opcodes
LDT (local descriptor table), 3-614	Machine status word, CRO register, 3-616, 4-655
LDTR (local descriptor table register), 3-614, 4-653	MASKMOVDQU instruction, 4-42 MAXPD- Maximum of Packed Double Precision Floating-Point
LEA instruction, 3-605	Values, 4-12
LEAVE instruction, 3-608	MAXPS- Maximum of Packed Single Precision Floating-Point
LES instruction, 3-598	Values. 4-15
LFENCE instruction, 3-610	MAXSD- Return Maximum Scalar Double Precision Floating-Point
LFS instruction, 3-598	Value, 4-18
LGDT instruction, 3-611	MAXSS- Return Maximum Scalar Single Precision Floating-Point
LGS instruction, 3-598	Value, 4-20
LIDT instruction, 3-611	measured environment, 7-1
LLDT instruction, 3-614	Measured Launched Environment, 7-1, 7-25
LMSW instruction, 3-616	MFENCE instruction, 4-22
Load effective address operation, 3-605	MINPD- Minimum of Packed Double Precision Floating-Point Values
LOADIWKEY—Load Internal Wrapping Key, 3-618	, 4-23
LOCK prefix, 3-28, 3-33, 3-78, 3-132, 3-134, 3-136, 3-213, 3-329,	MINPS- Minimum of Packed Single Precision Floating-Point Values
3-517, 3-621, 4-165, 4-168, 4-170, 4-610, 4-682, 6-27, 6-32, 6-40	, 4-26
Locking operation, 3-621	MINSD- Return Minimum Scalar Double Precision Floating-Point
LODS instruction, 3-623, 4-563	Value, 4-29
LODSB instruction, 3-623	MINSS- Return Minimum Scalar Single Precision Floating-Point
LODSD instruction, 3-623	Value, 4-31
LODSQ instruction, 3-623	MLE, 7-1
LODSW instruction, 3-623	MMX instructions
Log epsilon, x87 FPU operation, 3-482	CPUID flag for technology, 3-254
Log (base 2), x87 FPU operation, 3-484	encodings, B-38
LOOP instructions, 3-626	Model 8 family information, 2-25
LOOPcc instructions, 3-626	Model & family information, 3-258
LSL instruction, 3-629	ModR/M byte, 2-3 16-bit addressing forms, 2-5
LSS instruction, 3-598	32-bit addressing forms of, 2-6
	5L bit dadi c55ing 101115 01, 2-0

description of, 2-3	MULSS- Multiply Scalar Single Precision Floating-Point Values,
MONITOR instruction, 4-33	4-158
CPUID flag, 3-251	Multi-byte no operation, 4-165, 4-167, B-13
feature data, 3-258	MULX - Unsigned Multiply Without Affecting Flags, 4-160
MOV instruction, 4-35	MVMM, 7-1, 7-5, 7-37
MOV instruction (control registers), 4-39, 4-58, 4-60	MWAIT instruction, 4-162
MOV instruction (debug registers), 4-42, 4-52	CPUID flag, 3-251
MOVAPD- Move Aligned Packed Double Precision Floating-Point	feature data, 3-258
Values, 4-44	
MOVAPS- Move Aligned Packed Single Precision Floating-Point	N
Values, 4-48	
MOVD instruction, 4-52	NaN. testing for, 3-460
MOVDDUP- Replicate Double FP Values, 4-55	Near
MOVDQ2Q instruction, 4-66	return, RET instruction, 4-566
MOVDQA- Move Aligned Packed Integer Values, 4-67	NEG instruction, 3-621, 4-165
MOVDQU- Move Unaligned Packed Integer Values, 4-72	NetBurst microarchitecture (see Intel NetBurst microarchitecture)
MOVHLPS - Move Packed Single Precision Floating-Point Values	No operation, 4-165, 4-167, B-12
High to Low, 4-80	Nomenclature, used in instruction reference pages, 3-1
MOVHPD- Move High Packed Double Precision Floating-Point	NOP instruction, 4-167
Values, 4-82	NOT instruction, 3-621, 4-168
,	NT (nested task) flag, EFLAGS register, 3-549
MOVHPS- Move High Packed Single Precision Floating-Point	TT (nested task) hag, at a ray register, e e re
Values, 4-84	
MOVLPD- Move Low Packed Double Precision Floating-Point	0
Values, 4-88	OF (carry) flag, EFLAGS register, 3-512
MOVLPS- Move Low Packed Single Precision Floating-Point Values	OF (overflow) flag, EFLAGS register, 3-32, 3-527, 4-148, 4-610,
, 4-90	4-636, 4-639, 4-682
MOVMSKPD instruction, 4-92	Opcode format, 2-3
MOVMSKPS instruction, 4-94	Opcodes
MOVNTDQ instruction, 4-111	addressing method codes for, A-1
MOVNTDQ- Store Packed Integers Using Non-Temporal Hint, 4-96	extensions, A-17
MOVNTI instruction, 4-111	
MOVNTPD- Store Packed Double Precision Floating-Point Values	extensions tables, A-18
Using Non-Temporal Hint, 4-102	group numbers, A-17
MOVNTPS- Store Packed Single Precision Floating-Point Values	integers
Using Non-Temporal Hint, 4-104	one-byte opcodes, A-7
MOVNTQ instruction, 4-106	two-byte opcodes, A-7
MOVQ instruction, 4-52, 4-107	key to abbreviations, A-1
	look-up examples, A-3, A-17, A-20
MOVQ2DQ instruction, 4-110	ModR/M byte, A-17
MOVS instruction, 4-112, 4-563	one-byte opcodes, A-3, A-7
MOVSB instruction, 4-112	opcode maps, A-1
MOVSD instruction, 4-112	operand type codes for, A-2
MOVSD- Move or Merge Scalar Double Precision Floating-Point	register codes for, A-3
Value, 4-116	superscripts in tables, A-6
MOVSHDUP- Replicate Single FP Values, 4-119	two-byte opcodes, A-4, A-5, A-7
MOVSLDUP- Replicate Single FP Values, 4-122	VMX instructions, B-112, B-113
MOVSQ instruction, 4-112	x87 ESC instruction opcodes, A-20
MOVSS- Move or Merge Scalar Single Precision Floating-Point	OR instruction, 3-621, 4-170
Value, 4-125	ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point
MOVSW instruction, 4-112	Values, 4-175
MOVSX instruction, 4-128	OUT instruction, 4-178
MOVSXD instruction, 4-128	
MOVUPD- Move Unaligned Packed Double Precision Floating-Point	OUTS instruction, 4-180, 4-563
Values, 4-130	OUTSB instruction, 4-180
MOVUPS- Move Unaligned Packed Single Precision Floating-Point	OUTSD instruction, 4-180
	OUTSW instruction, 4-180
Values, 4-134	Overflow exception (#OF), 3-527
MOVZX instruction, 4-138	
MSRs (model specific registers)	P
reading, 4-542	
MUL instruction, 3-23, 4-148	P6 family processors
MULPD- Multiply Packed Double Precision Floating-Point Values,	machine encodings, B-41
4-150	PABSB instruction, 4-184, 4-198, 5-161, 5-583, 5-594, 5-610
MULPS- Multiply Packed Single Precision Floating-Point Values,	PABSD instruction, 4-184, 4-198, 5-161, 5-583, 5-594, 5-610
4-153	PABSW instruction, 4-184, 4-198, 5-161, 5-583, 5-594, 5-610
MULSD- Multiply Scalar Double Precision Floating-Point Values,	PACKSSDW instruction, 4-190
4-156	PACKSSWB instruction, 4-190

PACKUSWB instruction, 4-203	REP or REPE/REPZ, 2-1
PADDB/PADDW/PADDD/PADDQ - Add Packed Integers, 4-208	REPNE/REPNZ, 2-1
PADDSB instruction, 4-215	REP/REPE/REPZ/REPNE/REPNZ, 4-562
PADDSW instruction, 4-215	REX prefix encodings, B-2
PADDUSB instruction, 4-219	Segment override prefixes, 2-2
PADDUSW instruction, 4-219	PSADBW instruction, 4-416
PALIGNR instruction, 4-223	PSHUFB instruction, 4-420
PAND instruction, 4-227	PSHUFD instruction, 4-424
PANDN instruction, 4-230	PSHUFHW instruction, 4-428
GETSEC, 7-4	PSHUFLW instruction, 4-431
PAUSE instruction, 4-233	PSHUFW instruction, 4-434
PAVGB instruction, 4-234 PAVGW instruction, 4-234	PSIGNB instruction, 4-435
PCE flag, CR4 register, 4-550	PSIGND instruction, 4-435 PSIGNW instruction, 4-435
PCMPEQB instruction, 4-248	PSLLD instruction, 4-441
PCMPEQD instruction, 4-248	PSLLDQ instruction, 4-439
PCMPEQW instruction, 4-248	PSLLQ instruction, 4-441
PCMPGTB instruction, 4-261	PSLLW instruction, 4-441
PCMPGTD instruction, 4-261	PSRAD instruction, 4-453
PCMPGTW instruction, 4-261	PSRAW instruction, 4-453
PDEP - Parallel Bits Deposit, 4-280	PSRLD instruction, 4-465
PE (protection enable) flag, CRO register, 3-616	PSRLDQ instruction, 4-463
Pending break enable, 3-254	PSRLQ instruction, 4-465
Pentium processor family processors	PSRLW instruction, 4-465
machine encodings, B-37	PSUBB instruction, 4-477
Performance-monitoring counters	PSUBD instruction, 4-477
CPUID inquiry for, 3-259	PSUBQ instruction, 4-485
PEXT - Parallel Bits Extract, 4-282	PSUBSB instruction, 4-488
PEXTRW instruction, 4-287	PSUBSW instruction, 4-488
PHADDD instruction, 4-292	PSUBUSB instruction, 4-492
PHADDSW instruction, 4-290	PSUBUSW instruction, 4-492
PHADDW instruction, 4-292	PSUBW instruction, 4-477
PH—Fused Multiply-Add of Packed FP16 Values, 5-222	PTEST- Packed Bit Test, 3-586
PH—Fused Multiply-Subtract of Packed FP16 Values, 5-271	PUNPCKHBW instruction, 4-500
PHSUBD instruction, 4-300	PUNPCKINDQ instruction, 4-500
PHSUBSW instruction, 4-298	PUNPCKHQDQ instruction, 4-500
PHSUBW instruction, 4-300 Pi, 3-414	PUNPCKHWD instruction, 4-500 PUNPCKLBW instruction, 4-510
PINSRW instruction, 4-306, 4-435	PUNPCKLDQ instruction, 4-510
PMADDUBSW instruction, 4-308	PUNPCKLQDQ instruction, 4-510
PMADDUDSW instruction, 4-308	PUNPCKLWD instruction, 4-510
PMADDWD instruction, 4-311	PUSH instruction, 4-520
PMULHRSW instruction, 4-373	PUSHA instruction, 4-524
PMULHUW instruction, 4-377	PUSHAD instruction, 4-524
PMULHW instruction, 4-381	PUSHF instruction, 4-526
PMULLW instruction, 4-389	PUSHFD instruction, 4-526
PMULUDQ instruction, 4-393	PXOR instruction, 4-528
POP instruction, 4-396	
POPA instruction, 4-401	R
POPAD instruction, 4-401	
POPF instruction, 4-405	RC (rounding control) field, x87 FPU control word, 3-407, 3-414,
POPFD instruction, 4-405	3-446
POPFQ instruction, 4-405	RCL instruction, 4-531
POR instruction, 4-409	RCPPS instruction, 4-536
PREFETCHh instruction, 4-412	RCPSS instruction, 4-538 RCR instruction, 4-531
PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to	RDMSR instruction, 4-542, 4-544, 4-558
Write and T1 Hint, 4-416	CPUID flag, 3-253
Prefixes	RDPMC instruction, 4-548, 4-550, 6-15
Address-size override prefix, 2-2	RDTSC instruction, 4-553, 4-558, 4-560
Branch hints, 2-2	Reg/opcode field, instruction format, 2-3
branch hints, 2-2	Remainder, x87 FPU operation, 3-428
instruction, description of, 2-1	REP/REPE/REPNE/REPNZ prefixes, 3-200, 3-525, 4-180,
legacy prefix encodings, B-1 LOCK, 2-1, 3-621	4-562
Operand-size override prefix, 2-2	Responding logical processor, 7-4

responding logical processor, 7-4, 7-5	SHUFPD - Shuffle Packed Double Precision Floating-Point Values,
RET instruction, 4-566	4-642, 4-683
REX prefixes	SHUFPS - Shuffle Packed Single Precision Floating-Point Values,
addressing modes, 2-9	4-647 CID byte 0.0
and INC/DEC, 2-8	SIB byte, 2-3
encodings, 2-8, B-2	32-bit addressing forms of, 2-7, 2-21
field names, 2-9	description of, 2-3 SIDT instruction, 4-625, 4-651
ModR/M byte, 2-8	
overview, 2-7	Significand, extracting from floating-point number, 3-480
REX.B, 2-8 REX.R, 2-8	SIMD floating-point exceptions, unmasking, effects of, 3-597, 4-540, 6-7
REX.W, 2-8	Sine, x87 FPU operation, 3-440, 3-442
special encodings, 2-10	SINIT, 7-4
RIP-relative addressing, 2-11	SLDT instruction, 4-653
ROL instruction, 4-531	GETSEC, 7-4
ROR instruction, 4-531	SMSW instruction, 4-655
RORX - Rotate Right Logical Without Affecting Flags, 4-579	SpeedStep technology, 3-251
Rounding	SQRTPD—Square Root of Double Precision Floating-Point Values,
modes, floating-point operations, 4-581	4-657
Rounding control (RC) field	SQRTPS- Square Root of Single Precision Floating-Point Values,
MXCSR register, 4-581	4-660
x87 FPU control word, 4-581	SQRTSD - Compute Square Root of Scalar Double Precision
Rounding, round to integer, x87 FPU operation, 3-432	Floating-Point Value, 4-663
RPL field, 3-93	SQRTSS - Compute Square Root of Scalar Single Precision
RSM instruction, 4-589	Floating-Point Value, 4-665
RSQRTPS instruction, 4-591	Square root, Fx87 PU operation, 3-444
RSQRTSS instruction, 4-593	SS register, 3-598, 4-36, 4-397
R/m field, instruction format, 2-3	SSE extensions
,	cacheability instruction encodings, B-47
S	CPUID flag, 3-254
	floating-point encodings, B-42
Safer Mode Extensions, 7-1	instruction encodings, B-42
SAHF instruction, 4-598	integer instruction encodings, B-46
SAL instruction, 4-600	memory ordering encodings, B-47
SAR instruction, 4-600	SSE2 extensions
SBB instruction, 3-621, 4-609	cacheability instruction encodings, B-56
Scale (operand addressing), 2-3	CPUID flag, 3-254
Scale, x87 FPU operation, 3-438	floating-point encodings, B-48
Scan string instructions, 4-612	integer instruction encodings, B-52
SCAS instruction, 4-563, 4-612	SSE3
SCASB instruction, 4-612	CPUID flag, 3-251
SCASD instruction, 4-612	SSE3 extensions
SCASW instruction, 4-612 Segment	CPUID flag, 3-251
descriptor, segment limit, 3-629	event mgmt instruction encodings, B-57
limit, 3-629	floating-point instruction encodings, B-57
registers, moving values to and from, 4-36	integer instruction encodings, B-57, B-58
selector, RPL field, 3-93	SSSE3 extensions, B-58, B-64, B-70
Self Snoop, 3-254	CPUID flag, 3-251
GETSEC, 7-2, 7-4, 7-5	Stack, pushing values on, 4-520
SENTER sleep state, 7-10	Status flags, EFLAGS register, 3-177, 3-179, 3-382, 3-387, 3-561,
SETcc instructions, 4-619	4-620, 4-713
GETSEC, 7-4	STC instruction, 4-668
SF (sign) flag, EFLAGS register, 3-32	STD instruction, 4-669
SFENCE instruction, 4-624	Stepping information, 3-258
SGDT instruction, 4-625	STI instruction, 4-670 STMXCSR instruction, 4-672
SHAF instruction, 4-598	
SH—Fused Multiply-Add of Scalar FP16 Values, 5-237	STOS instruction, 4-563, 4-673 STOSB instruction, 4-673
SH—Fused Multiply-Subtract of Scalar FP16 Values, 5-287	STOSD instruction, 4-673 STOSD instruction, 4-673
Shift instructions, 4-600	STOSD instruction, 4-673 STOSQ instruction, 4-673
SHL instruction, 4-600	STOSW instruction, 4-673 STOSW instruction, 4-673
SHLD instruction, 4-636	STR instruction, 4-676
SHR instruction, 4-600	String instructions, 3-199, 3-524, 3-623, 4-112, 4-180, 4-612, 4-673
SHRD instruction, 4-639	SUB instruction, 3-25, 3-327, 3-621, 4-681
	the state of the s

SUBPD- Subtract Packed Double Precision Floating-Point Values, VCMPSH—Compare Scalar FP16 Values, 5-27 VCOMISH—Compare Scalar Ordered FP16 Values and Set EFLAGS, SUBPS- Subtract Packed Single Precision Floating-Point Values, VCOMPRESSPD—Store Sparse Packed Double Precision SUBSD- Subtract Scalar Double Precision Floating-Point Values, Floating-Point Values Into Dense Memory, 5-31 VCOMPRESSPS—Store Sparse Packed Single Precision 4-689 Floating-Point Values Into Dense Memory, 5-33 SUBSS- Subtract Scalar Single Precision Floating-Point Values, 4-691 VCVTDQ2PH—Convert Packed Signed Doubleword Integers to SWAPGS instruction, 4-693 Packed FP16 Values, 5-35 SYSCALL instruction, 4-695 VCVTNE2PS2BF16—Convert Two Packed Single Data to One SYSENTER instruction, 4-698 Packed BF16 Data, 5-37 CPUID flag, 3-253 VCVTNEPS2BF16—Convert Packed Single Data to Packed BF16 SYSEXIT instruction, 4-701 Data, 5-43 CPUID flag, 3-253 VCVTPD2PH—Convert Packed Double Precision FP Values to SYSRET instruction, 4-704 Packed FP16 Values, 5-46 VCVTPD2QQ—Convert Packed Double Precision Floating-Point Values to Packed Quadword Integers, 5-48 VCVTPD2UDQ—Convert Packed Double Precision Floating-Point Tangent, x87 FPU operation, 3-430 Values to Packed Unsigned Doubleword Integers, 5-50 Task register VCVTPD2UQQ—Convert Packed Double Precision Floating-Point loading, 3-632 Values to Packed Unsigned Quadword Integers, 5-53 storing, 4-676 Task switch VCVTPH2DQ—Convert Packed FP16 Values to Signed Doubleword Integers, 5-56 CALL instruction, 3-139 VCVTPH2PD—Convert Packed FP16 Values to FP64 Values, 5-58 return from nested task, IRET instruction, 3-549 VCVTPH2QQ—Convert Packed FP16 Values to Signed Quadword TEST instruction, 4-713, 5-784 Integer Values, 5-64 Thermal Monitor VCVTPH2UD0—Convert Packed FP16 Values to Unsigned CPUID flag, 3-254 Doubleword Integers, 5-66 Thermal Monitor 2, 3-251 VCVTPH2UQQ—Convert Packed FP16 Values to Unsigned CPUID flag, 3-251 Quadword Integers, 5-68 Time Stamp Counter, 3-253 VCVTPH2UW—Convert Packed FP16 Values to Unsigned Word Time-stamp counter, reading, 4-558, 4-560 Integers, 5-70 TLB entry, invalidating (flushing), 3-544 VCVTPH2W—Convert Packed FP16 Values to Signed Word Trusted Platform Module, 7-5 Integers, 5-72 TS (task switched) flag, CRO register, 3-170 VCVTPS2PH—Convert Single Precision FP Value to 16-bit FP TSS, relationship to task register, 4-676 Value, 5-74 TZCNT - Count the Number of Trailing Zero Bits, 4-723 VCVTPS2PHX—Convert Packed Single Precision Floating-Point Values to Packed FP16 Values, 5-78 VCVTPS2UDQ—Convert Packed Single Precision Floating-Point U Values to Packed Unsigned Doubleword Integer Values, UCOMISD - Unordered Compare Scalar Double Precision Floating-Point Values and Set EFLAGS, 4-725 VCVTPS2UQQ—Convert Packed Single Precision Floating-Point UCOMISD instruction, 4-723 Values to Packed Unsigned Quadword Integer Values, UCOMISS - Unordered Compare Scalar Single Precision Floating-Point Values and Set EFLAGS, 4-727 VCVTQQ2PD—Convert Packed Quadword Integers to Packed UD2 instruction, 4-729 Double Precision Floating-Point Values, 5-89 Undefined, format opcodes, 3-460 VCVTQQ2PH—Convert Packed Signed Quadword Integers to Unordered values, 3-384, 3-460, 3-462 Packed FP16 Values, 5-91 UNPCKHPD- Unpack and Interleave High Packed Double Precision VCVTQQ2PS—Convert Packed Quadword Integers to Packed Floating-Point Values, 4-736 Single Precision Floating-Point Values, 5-93 UNPCKHPS- Unpack and Interleave High Packed Single Precision VCVTSD2SH—Convert Low FP64 Value to an FP16 Value, 5-95 Floating-Point Values, 4-740 VCVTSD2USI—Convert Scalar Double Precision Floating-Point UNPCKLPD- Unpack and Interleave Low Packed Double Precision Value to Unsigned Doubleword Integer, 5-97 Floating-Point Values, 4-744 VCVTSH2SD—Convert Low FP16 Value to an FP64 Value, 5-99 UNPCKLPS- Unpack and Interleave Low Packed Single Precision VCVTSH2SI—Convert Low FP16 Value to Signed Integer, 5-100 Floating-Point Values, 4-748 VCVTSH2SS—Convert Low FP16 Value to FP32 Value, 5-101 VCVTSH2USI—Convert Low FP16 Value to Unsigned Integer, V VCVTSI2SH—Convert a Signed Doubleword/Quadword Integer to VADDPH—Add Packed FP16 Values, 5-5 VADDSH—Add Scalar FP16 Values, 5-7 an FP16 Value, 5-103 VALIGND/VALIGNQ—Align Doubleword/Quadword Vectors. 5-9 VCVTSS2SH—Convert Low FP32 Value to an FP16 Value, 5-105 VCVTSS2USI—Convert Scalar Single Precision Floating-Point

VBLENDMPD/VBLENDMPS—Blend Float64/Float32 Vectors Using

VBROADCAST—Load with Broadcast Floating-Point Data, 5-17

an OpMask Control, 5-14

VCMPPH—Compare Packed FP16 Values, 5-25

Value to Unsigned Doubleword Integer, 5-107

VCVTTPD2QQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Quadword Integers, 5-109

VCVTTPD2UDQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Doubleword Integers, 5-111

VCVTTPD2UQQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers, 5-113

VCVTTPH2DQ—Convert with Truncation Packed FP16 Values to Signed Doubleword Integers, 5-115

VCVTTPH2QQ—Convert with Truncation Packed FP16 Values to Signed Quadword Integers, 5-117

VCVTTPH2ŪDQ—Convert with Truncation Packed FP16 Values to Unsigned Doubleword Integers, 5-119

VCVTTPH2UQQ—Convert with Truncation Packed FP16 Values to Unsigned Quadword Integers, 5-121

VCVTTPH2UW—Convert Packed FP16 Values to Unsigned Word Integers, 5-123

VCVTTPH2W—Convert Packed FP16 Values to Signed Word Integers. 5-125

VCVTTPS2UDQ—Convert With Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values, 5-131

VCVTTSD2USI—Convert With Truncation Scalar Double Precision Floating-Point Value to Unsigned Integer, 5-133

VCVTTSH2SI—Convert with Truncation Low FP16 Value to a Signed Integer, 5-134

VCVTTSH2USI—Convert with Truncation Low FP16 Value to an Unsigned Integer, 5-135

VCVTTSS2USI—Convert With Truncation Scalar Single Precision Floating-Point Value to Unsigned Integer, 5-136

VCVTUDQ2PD—Convert Packed Unsigned Doubleword Integers to Packed Double Precision Floating-Point Values, 5-138

VCVTUDQ2PH—Convert Packed Unsigned Doubleword Integers to Packed FP16 Values, 5-140

VCVTUDQ2PS—Convert Packed Unsigned Doubleword Integers to Packed Single Precision Floating-Point Values, 5-142

VCVTUQQ2PD—Convert Packed Unsigned Quadword Integers to Packed Double Precision Floating-Point Values, 5-145

VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values, 5-147

VCVTUQQ2PS—Convert Packed Unsigned Quadword Integers to Packed Single Precision Floating-Point Values, 5-149

VCVTUSI2SD—Convert Unsigned Integer to Scalar Double Precision Floating-Point Value, 5-151

VCVTUSI2SH—Convert Unsigned Doubleword Integer to an FP16 Value, 5-153

VCVTUSI2SS—Convert Unsigned Integer to Scalar Single Precision Floating-Point Value, 5-155

VCVTUW2PH—Convert Packed Unsigned Word Integers to FP16 Values, 5-157

VCVTW2PH—Convert Packed Signed Word Integers to FP16 Values, 5-159

VDBPSADBW—Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes, 5-161

VDIVPH—Divide Packed FP16 Values, 5-164

VDIVSH—Divide Scalar FP16 Values, 5-166

VDPBF16PS—Dot Product of BF16 Pairs Accumulated Into Packed Single Precision. 5-168

VERR instruction, 5-170

VERR/VERW—Verify a Segment for Reading or Writing, 5-176 Version information, processor, 3-222

VERW instruction, 5-170

VEX, 3-3

VEXPANDPD—Load Sparse Packed Double Precision Floating-Point Values From Dense Memory, 5-172

VEXPANDPS—Load Sparse Packed Single Precision Floating-Point Values From Dense Memory, 5-174

VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACT F32x8/VEXTRACTF64x4— Extract Packed Floating-Point Values, 5-176

VEXTRACTI128/VEXTRACTI32/x4/VEXTRACTI64x2/VEXTRACTI3 2x8/VEXTRACTI64x4—Extract Packed Integer Values, 5-182

VEX.B, 3-3

VEX.L, 3-3, 3-4

VEX.mmmmm, 3-3

VEX.pp, 3-4

VEX.R, 3-4

VEX.W, 3-3

VEX.X, 3-3

VFCMADDCPH/VFMADDCPH—Complex Multiply and Accumulate FP16 Values, 5-188

VFCMADDCSH/VFMADDCSH—Complex Multiply and Accumulate Scalar FP16 Values, 5-191

VFCMULCPH/VFMULCPH—Complex Multiply FP16 Values, 5-193 VFCMULCSH/VFMULCSH—Complex Multiply Scalar FP16 Values, 5-107

VFIXUPIMMPD—Fix Up Special Packed Float64 Values, 5-199 VFIXUPIMMPS—Fix Up Special Packed Float32 Values, 5-203

VFIXUPIMMSD—Fix Up Special Scalar Float64 Value, 5-207 VFIXUPIMMSS—Fix Up Special Scalar Float32 Value, 5-211

VFIXUPIMMSS—Fix Up Special Scalar Float32 Value, 5-211 VFMADD132PD/VFMADD213PD/VFMADD231PD—Fused

Multiply-Add of Packed Double Precision Floating-Point Values, 5-215

VFMADD132PS/VFMADD213PS/VFMADD231PS—Fused Multiply-Add of Packed Single Precision Floating-Point Values, 5-228

VFMADD132SD/VFMADD213SD/VFMADD231SD—Fused Multiply-Add of Scalar Double Precision Floating-Point Values, 5-234 VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused

VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused Multiply-Add of Scalar Single Precision Floating-Point Values, 5-240

VFMADDSUB132PD/VFMADDSUB231PD—F used Multiply-Alternating Add/Subtract of Packed Double Precision Floating-Point Values, 5-243

VFMADDSUB132PH/VFMADDSUB231PH—F used Multiply-Alternating Add/Subtract of Packed FP16 Values, 5-251

VFMADDSUB132PS/VFMADDSUB231PS—Fu sed Multiply-Alternating Add/Subtract of Packed Single Precision Floating-Point Values, 5-256

VFMSUB132PS/VFMSUB213PS/VFMSUB231PS— Fused Multiply-Subtract of Packed Single Precision Floating-Point Values, 5-277

VFMSUB132SD/VFMSUB213SD/VFMSUB231SD— Fused Multiply-Subtract of Scalar Double Precision Floating-Point Values, 5-284

VFMSUB132SS/VFMSUB213SS/VFMSUB231SS—Fused Multiply-Subtract of Scalar Single Precision Floating-Point Values, 5-290

VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD—F used Multiply-Alternating Subtract/Add of Packed Double Precision Floating-Point Values, 5-293

VFMSUBADD132PH/VFMSUBADD231PH—F used Multiply-Alternating Subtract/Add of Packed FP16 Values, 5-300

- VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS—Fu sed Multiply-Alternating Subtract/Add of Packed Single Precision Floating-Point Values, 5-305
- VFNMADD132PD/VFMADD213PD/VFMADD231PD —Fused Negative Multiply-Add of Packed Double Precision Floating-Point Values, 5-313
- VFNMADD132PS/VFNMADD213PS/VFNMADD231PS—Fused Negative Multiply-Add of Packed Single Precision Floating-Point Values, 5-320
- VFNMADD132SD/VFNMADD213SD/VFNMADD231SD—Fused Negative Multiply-Add of Scalar Double Precision Floating-Point Values, 5-327
- VFNMADD132SS/VFNMADD213SS/VFNMADD231SS—Fused Negative Multiply-Add of Scalar Single Precision Floating-Point Values, 5-330
- VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD—Fused Negative Multiply-Subtract of Packed Double Precision Floating-Point Values, 5-333
- VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS—Fused Negative Multiply-Subtract of Packed Single Precision Floating-Point Values, 5-340
- VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative Multiply-Subtract of Scalar Double Precision Floating-Point Values, 5-347
- VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative Multiply-Subtract of Scalar Single Precision Floating-Point Values, 5-350
- VFPCLASSPD—Tests Types of Packed Float64 Values, 5-353
- VFPCLASSPH—Test Types of Packed FP16 Values, 5-356 VFPCLASSPS—Tests Types of Packed Float32 Values, 5-359
- VFPCLASSSD—Tests Type of a Scalar Float64 Value, 5-361
- VFPCLASSSH—Test Types of Scalar FP16 Values, 5-363
- VFPCLASSSS—Tests Type of a Scalar Float32 Value, 5-364 VGATHERDPD/VGATHERQPD—Gather Packed Double Precision
- Floating-Point Values Using Signed Dword/Qword Indices, 5-366
- VGATHERDPS/VGATHERDPD—Gather Packed Single, Packed Double with Signed Dword, 5-370
- VGATHERDPS/VGATHEROPS—Gather Packed SP FP values Using Signed Dword/Qword Indices, 5-373
- VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices, 5-377
- VGETEXPPD—Convert Exponents of Packed Double Precision Floating-Point Values to Double Precision Floating-Point Values, 5-380
- VGETEXPPH—Convert Exponents of Packed FP16 Values to FP16 Values, 5-384
- VGETEXPPS—Convert Exponents of Packed Single Precision Floating-Point Values to Single Precision Floating-Point Values, 5-387
- VGETEXPSD—Convert Exponents of Scalar Double Precision Floating-Point Value to Double Precision Floating-Point Value, 5-391
- VGETEXPSH—Convert Exponents of Scalar FP16 Values to FP16 Values, 5-393
- VGETEXPSS—Convert Exponents of Scalar Single Precision Floating-Point Value to Single Precision Floating-Point Value, 5-395
- VGETMANTPD—Extract Float64 Vector of Normalized Mantissas From Float64 Vector, 5-397
- VGETMANTPH—Extract FP16 Vector of Normalized Mantissas from FP16 Vector, 5-401
- VGETMANTPS—Extract Float32 Vector of Normalized Mantissas From Float32 Vector, 5-405

- VGETMANTSD—Extract Float64 of Normalized Mantissas From Float64 Scalar, 5-408
- VGETMANTSH—Extract FP16 of Normalized Mantissa from FP16 Scalar, 5-410
- VGETMANTSS—Extract Float32 Vector of Normalized Mantissa From Float32 Vector, 5-412
- VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/ VINSERTF64x4—Insert Packed Floating-Point Values.
- VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VIN SERTI64x4—Insert Packed Integer Values, 5-419
- Virtual Machine Monitor, 7-1
- VM (virtual 8086 mode) flag, EFLAGS register, 3-549
- VMASKMOV—Conditional SIMD Packed Loads and Stores, 5-424
- VMAXPH—Return Maximum of Packed FP16 Values, 5-427
- VMAXSH—Return Maximum of Scalar FP16 Values, 5-429
- VMINPH—Return Minimum of Packed FP16 Values, 5-431
- VMINSH—Return Minimum Scalar FP16 Value, 5-433
- VMM, 7-1
- VMOVSH-Move Scalar FP16 Value, 5-435
- VMOVW-Move Word, 5-437
- VMULPH—Multiply Packed FP16 Values, 5-438
- VMULSH—Multiply Scalar FP16 Values, 5-440
- VP2INTERSECTD/VP2INTERSECTQ—Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers, 5-442
- VPBLENDD—Blend Packed Dwords, 5-444
- VPBLENDMB/VPBLENDMW—Blend Byte/Word Vectors Using an Opmask Control, 5-446
- VPBLENDMD/VPBLENDMQ—Blend Int32/Int64 Vectors Using an OpMask Control, 5-448
- VPBROADCASTB/W/D/Q—Load With Broadcast Integer Data From General Purpose Register, 5-460
- VPBROADCAST-Load Integer and Broadcast, 5-451
- VPBROADCASTM—Broadcast Mask to Vector Register, 5-463
- VPCMPB/VPCMPUB—Compare Packed Byte Values Into Mask, 5-465
- VPCMPD/VPCMPUD—Compare Packed Integer Values Into Mask, 5-468
- VPCMPQ/VPCMPUQ—Compare Packed Integer Values into Mask, 5-471
- VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask, 5-474
- VPCOMPRESSB/VCOMPRESSW—Store Sparse Packed Byte/Word Integer Values Into Dense Memory/Register, 5-477
- VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register, 5-480
- VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Registe, 5-482
- VPCONFLICTD/Q—Detect Conflicts Within a Vector of Packed Dword/Qword Values Into Dense Memory/ Register,
- VPDPBUSD—Multiply and Add Unsigned and Signed Bytes, 5-490 VPDPBUSDS—Multiply and Add Unsigned and Signed Bytes With Saturation, 5-493
- VPDPWSSD—Multiply and Add Signed Word Integers, 5-496 VPDPWSSDS—Multiply and Add Signed Word Integers With Saturation, 5-498
- VPERM2F128—Permute Floating-Point Values, 5-503
- VPERM2I128—Permute Integer Values, 5-505
- VPERMB—Permute Packed Bytes Elements, 5-507
- VPERMD/VPERMW—Permute Packed Doubleword/Word Elements
- VPERMI2B—Full Permute of Bytes From Two Tables Overwriting the Index, 5-512

- VPERMI2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting the Index, 5-514
- VPERMILPD—Permute In-Lane of Pairs of Double Precision Floating-Point Values, 5-520
- VPERMILPS—Permute In-Lane of Quadruples of Single Precision Floating-Point Values, 5-526
- VPERMPD—Permute Double Precision Floating-Point Elements, 5-531
- VPERMPS—Permute Single Precision Floating-Point Elements, 5-535
- VPERMQ—Qwords Element Permutation, 5-538
- VPERMT2B—Full Permute of Bytes From Two Tables Overwriting a Table, 5-542
- VPERMT2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting One Table, 5-544
- VPEXPANDB/VPEXPANDW—Expand Byte/Word Values, 5-550 VPEXPANDD—Load Sparse Packed Doubleword Integer Values From Dense Memory/Register, 5-553
- VPEXPANDQ—Load Sparse Packed Quadword Integer Values From Dense Memory/Register, 5-555
- VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword With Signed Dword Indices, 5-557
- VPGATHERDD/VPGATHERQD—Gather Packed Dword Values
  Using Signed Dword/Qword Indices, 5-560
- VPGATHERDQ/VPGATHERQQ—Gather Packed Qword values
  Using Signed Dword/Qword Indices, 5-564
- VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices, 5-568
- VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values, 5-571
- VPMADD52HUQ—Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit Products to 64-Bit Accumulators, 5-574
- VPMADD52LUQ—Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators, 5-577
- VPMASKMOV—Conditional SIMD Integer Packed Loads and Stores , 5-580
- VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M—Convert a Vector Register to a Mask, 5-583
- VPMOVDB/VPMOVSDB/VPMOVUSDB Down Convert DWord to Byte, 5-586
- VPMOVDB/VPMOVSDB/VPMOVUSDB—Down Convert DWord to Byte, 5-586
- VPMOVDW/VPMOVSDW/VPMOVUSDW Down Convert DWord to Word, 5-590
- VPMOVDW/VPMOVSDW/VPMOVUSDW—Down Convert DWord to Word, 5-590
- VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q—Convert a Mask Register to a Vector Register, 5-594
- VPMOVQB/VPMOVSQB/VPMOVUSQB Down Convert QWord to Byte, 5-598
- VPMOVQB/VPMOVSQB/VPMOVUSQB—Down Convert QWord to Byte, 5-598
- VPMOVQD/VPMOVSQD/VPMOVUSQD Down Convert QWord to DWord, 5-602
- VPMOVQD/VPMOVSQD/VPMOVUSQD—Down Convert QWord to DWord, 5-602
- VPMOVQW/VPMOVSQW/VPMOVUSQW Down Convert QWord to Word. 5-606
- VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word, 5-606
- VPMOVWB/VPMOVSWB/VPMOVUSWB—Down Convert Word to Byte, 5-610

- VPMULTISHIFTQB—Select Packed Unaligned Bytes From Quadword Sources, 5-614
- VPOPCNT—Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD, 5-616
- VPROLD/VPROLVD/VPROLQ/VPROLVQ—Bit Rotate Left, 5-620 VPRORD/VPRORVD/VPRORQ/VPRORVQ—Bit Rotate Right, 5-624 VPSCATTERDD/VPSCATTERDQ/VPSCATTERQQ—
  - Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices, 5-628
- VPSHLD—Concatenate and Shift Packed Data Left Logical, 5-632 VPSHLDV—Concatenate and Variable Shift Packed Data Left Logical, 5-635
- VPSHRD—Concatenate and Shift Packed Data Right Logical, 5-638 VPSHRDV—Concatenate and Variable Shift Packed Data Right Logical, 5-641
- VPSHUFBITQMB—Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask, 5-644
- VPSLLVW/VPSLLVD/VPSLLVQ—Variable Bit Shift Left Logical, 5-646
- VPSRAVW/VPSRAVD/VPSRAVQ—Variable Bit Shift Right Arithmetic, 5-651
- VPSRLVW/VPSRLVD/VPSRLVQ—Variable Bit Shift Right Logical, 5-656
- VPTERNLOGD/VPTERNLOGQ—Bitwise Ternary Logic, 5-661 VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask, 5-664
- VPTESTNMB/W/D/O-Logical NAND and Set. 5-667
- VRANGEPD—Range Restriction Calculation for Packed Pairs of Float64 Values, 5-671
- VRANGESD—Range Restriction Calculation From a Pair of Scalar Float64 Values, 5-678
- VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values, 5-681
- VRCP14PD—Compute Approximate Reciprocals of Packed Float64 Values, 5-684
- VRCP14PS—Compute Approximate Reciprocals of Packed Float32 Values, 5-686
- VRCP14SD—Compute Approximate Reciprocal of Scalar Float64 Value, 5-689
- VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value, 5-691
- VRCPPH—Compute Reciprocals of Packed FP16 Values, 5-693
- VRCPSH—Compute Reciprocal of Scalar FP16 Value, 5-695
- VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values, 5-696
- VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values, 5-699
- VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 Value, 5-704
- VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value, 5-706
- VREDUCESS—Perform Reduction Transformation on a Scalar Float32 Value, 5-708
- VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number of Fraction Bits, 5-710
- VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of Fraction Bits, 5-713
- VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number of Fraction Bits. 5-716
- VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of Fraction Bits, 5-719
- VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of Fraction Bits, 5-722
- VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of Fraction Bits, 5-724

```
VRSQRT14PD—Compute Approximate Reciprocals of Square
                                                                 x87 FPU status word
        Roots of Packed Float64 Values, 5-727
                                                                    condition code flags, 3-384, 3-400, 3-460, 3-462, 3-465
VRSORT14PS—Compute Approximate Reciprocals of Square
                                                                    loading, 3-418
        Roots of Packed Float32 Values, 5-729
                                                                    restoring, 3-433
VRSQRT14SD—Compute Approximate Reciprocal of Square Root
                                                                    saving, 3-435, 3-450, 3-452
         of Scalar Float64 Value, 5-731
                                                                    TOP field, 3-404
                                                                    x87 FPU flags affected by instructions, 3-15
VRSQRT14SS—Compute Approximate Reciprocal of Square Root
         of Scalar Float32 Value, 5-733
                                                                 x87 FPU tag word, 3-418, 3-433, 3-435, 3-450
                                                                 XABORT - Transaction Abort, 6-21
VRSQRTPH—Compute Reciprocals of Square Roots of Packed
                                                                 XADD instruction, 3-621, 6-27
         FP16 Values, 5-735
VRSQRTSH—Compute Approximate Reciprocal of Square Root of
                                                                 XCHG instruction, 3-621, 6-32
         Scalar FP16 Value, 5-737
                                                                 XCRO, 6-70, 6-71
VSCALEFPD—Scale Packed Float64 Values With Float64 Values.
                                                                 XEND - Transaction End, 6-34
                                                                 XGETBV, 6-36, 6-49, 6-54, B-41
         5-738
VSCALEFPH—Scale Packed FP16 Values with FP16 Values, 5-741
                                                                 XLAB instruction, 6-38
VSCALEFPS—Scale Packed Float32 Values With Float32 Values,
                                                                 XLAT instruction, 6-38
                                                                 XOR instruction, 3-621, 6-40
        5-744
VSCALEFSD—Scale Scalar Float64 Values With Float64 Values,
                                                                 XORPD- Bitwise Logical XOR of Packed Double Precision
                                                                          Floating-Point Values, 6-42
         5-747
VSCALEFSH—Scale Scalar FP16 Values with FP16 Values, 5-749
                                                                 XORPS- Bitwise Logical XOR of Packed Single Precision
VSCALEFSS—Scale Scalar Float32 Value With Float32 Value. 5-751
                                                                          Floating-Point Values, 5-790, 6-45
VSCATTERDPS/VSCATTERDPD/VSCATTEROPS/VSCATTEROPD—
                                                                 XRSTOR, B-41
         Scatter Packed Single, Packed Double with Signed Dword
                                                                 XSAVE, 6-36, 6-52, 6-53, 6-56, 6-57, 6-58, 6-59, 6-60, 6-61, 6-62,
         and Qword Indices, 5-753
                                                                           6-63, 6-64, 6-66, 6-67, 6-69, 6-70, 6-71, B-41
VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCA
                                                                 XSETBV, 6-64, 6-70, B-41
         TTERPF1QPD—Sparse Prefetch Packed SP/DP Data
                                                                 XTEST - Test If In Transactional Execution, 6-73
        Values with Signed Dword, Signed Oword Indices Using
         T1 Hint with Intent to Write, 8-38
                                                                 Z
VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2—Shuffle
                                                                 ZF (zero) flag, EFLAGS register, 3-213, 3-592, 3-626, 3-629, 4-563.
        Packed Values at 128-Bit Granularity, 5-763
VSQRTPH—Compute Square Root of Packed FP16 Values, 5-778
                                                                 VF, 5-222, 5-237, 5-271, 5-287
VSQRTSH—Compute Square Root of Scalar FP16 Value, 5-780
VSUBPH—Subtract Packed FP16 Values, 5-781
VSUBSH—Subtract Scalar FP16 Value, 5-783
VTESTPD/VTESTPS—Packed Bit Test, 5-784
VUCOMISH—Unordered Compare Scalar FP16 Values and Set
        EFLAGS, 5-787
VZEROALL—Zero XMM, YMM, and ZMM Registers, 5-789, 5-790
W
WAIT/FWAIT instructions, 6-2
GETSEC, 7-4
WBINVD instruction, 6-3, 6-5
WBINVD/INVD bit. 3-224
Write-back and invalidate caches, 6-3
WRMSR instruction, 6-9, 6-11, 6-13
  CPUID flag, 3-253
X
x87 FPU
  checking for pending x87 FPU exceptions, 6-2
   constants, 3-414
  initialization, 3-405
  instruction opcodes, A-20
x87 FPU control word
  loading, 3-416, 3-418
  RC field, 3-407, 3-414, 3-446
  restoring, 3-433
  saving, 3-435, 3-450
  storing, 3-448
x87 FPU data pointer, 3-418, 3-433, 3-435, 3-450
x87 FPU instruction pointer, 3-418, 3-433, 3-435, 3-450
x87 FPU last opcode, 3-418, 3-433, 3-435, 3-450
```