

## MIPS® Architecture for Programmers Volume II-A: The MIPS32® Instruction Set Manual

Document Number: MD00086 Revision 6.06 December 15, 2016

Copyright © 2016 Imagination Technologies LTD. and/or its Affiliated Group Companies. All rights reserved.





## **Table of Contents**

Chapter 1: About This Book	2
1.1: Typographical Conventions	
1.1.1: Italic Text	
1.1.2: Bold Text	3
1.1.3: Courier Text	
1.2: UNPREDICTABLE and UNDEFINED	
1.2.1: UNPREDICTABLE	
1.2.2: UNDEFINED	
1.2.3: UNSTABLE	
1.3: Special Symbols in Pseudocode Notation	
1.4: Notation for Register Field Accessibility	
1.5: For More Information	
Chapter 2: Guide to the Instruction Set	10
2.1: Understanding the Instruction Fields	10
2.1.1: Instruction Fields	12
2.1.2: Instruction Descriptive Name and Mnemonic	12
2.1.3: Format Field	12
2.1.4: Purpose Field	13
2.1.5: Description Field	
2.1.6: Restrictions Field	13
2.1.7: Availability and Compatibility Fields	14
2.1.8: Operation Field	15
2.1.9: Exceptions Field	15
2.1.10: Programming Notes and Implementation Notes Fields	
2.2: Operation Section Notation and Functions	
2.2.1: Instruction Execution Ordering	16
2.2.2: Pseudocode Functions	16
2.3: Op and Function Subfield Notation	27
2.4: FPU Instructions	27
Chapter 3: The MIPS32® Instruction Set	29
3.1: Compliance and Subsetting	
3.1.1: Subsetting of Non-Privileged Architecture	
3.2: Alphabetical List of Instructions	
ABS.fmt	
ADD	
ADD.fmt	
ADDI	
ADDIU	
ADDIUPC	37
ADDU	
ALIGN	
ALNV.PS	
ALUIPC	
AND	
ANDI	45

AUI	
AUIPC	
B	
BAL	
BALC	
BC	53
BC1EQZ BC1NEZ	54
BC1F	56
BC1FL	58
BC1T	60
BC1TL	
BC2EQZ BC2NEZ	64
BC2F	
BC2FL	
BC2T	
BC2TL	
BEQ.	
BEQL	
BGEZ	
BGEZAL	
B{LE,GE,GT,LT,EQ,NE}ZALC	
BGEZALL	
B <cond>C</cond>	
BGEZL	
BGTZ	
BGTZL	
BITSWAP	
BLEZ	
BLEZL	
BLTZ	
BLTZAL	
BLTZALL	
BLTZL	
BNE	
BNEL	
BOVC BNVC	
BREAK	
C.cond.fmt	110
CACHE	
CACHEE	
CEIL.L.fmt	
CEIL.W.fmt	
CFC1	
CFC2	
CLASS.fmt	
CLO	
CLZ	
CMP.condn.fmt	
COP2	
CRC32B, CRC32H, CRC32W	143
CRC32CB, CRC32CH, CRC32CW	146
CTC1	149
CTC2	150

CVT.D.fmt	. 153
CVT.L.fmt	. 154
CVT.PS.S	. 155
CVT.S.PL	. 157
CVT.S.PU	. 158
CVT.S.fmt	
CVT.W.fmt	
DDIV	
DDIVU	
DERET	
DI	
DIV	
DIV MOD DIVU MODU	
DIV.fmt	
DIVU	
DVP	
EHB	. 175
El	. 176
ERET	. 177
ERETNC	
EVP	
EXT	
FLOOR.L.fmt	
FLOOR.W.fmt	
GINVI	
GINVT	
INS	
J	
JAL	
JALR	
JALR.HB	. 198
JALX	. 201
JIALC	. 203
JIC	. 205
JR	. 206
JR.HB	. 208
LB	
	212
LBU	
LBUE	
LDC1	
LDC2	
LDXC1	
LH	
LHE	
LHU	
LHUE	. 222
LL	. 223
LLE	
LLWP	
LLWPE	
LSA	
LUI	
LUI	. ∠ುು

LUXC1	234
LW	235
LWC1	236
LWC2	237
LWE	239
LWL	240
LWLE	242
LWPC	246
MADD.fmt	
MADDF.fmt MSUBF.fmt	
MADDU	
MAX.fmt MIN.fmt MAXA.fmt MINA.fmt	
MFLO	
MOV.fmt	
MOVF	
MOVF.fmt	
MOVZ.fmt	
MSUB	
	287
MSUBU	289
MTC0	290
MTC1	292
MTC2	293
MTHC0	294
MTHC1	295
MTHC2	296
MTHI	297
MTLO	298
MUL	299
MUL MUH MULU MUHU	
MUL.fmt	
MULT	
MULTU	
NAL	
NEG.fmt	
NMADD.fmt	
	310

NOP	. 312
NOR	. 313
OR	. 314
ORI	. 315
PAUSE	
PLL PS	
PLU.PS.	
PREF	
PREFE	
PREFX	
PUL.PS	
PUU.PS	
RDHWR	
RDPGPR	. 335
RECIP.fmt	. 336
RINT.fmt	. 337
ROTR	. 339
ROTRV	. 340
ROUND.L.fmt	. 341
ROUND.W.fmt	
RSQRT.fmt	
SB	
SBE	
SC	
SCE	
SCWP	
SCWPE	
SDBBP	
SDC1	
SDC2	. 363
SDXC1	. 364
SEB	. 365
SEH	. 366
SEL.fmt	
SELEQZ SELNEZ	
SELEQZ.fmt SELNEQZ.fmt	
SH	
	. 373
SIGRIE	
SLL	
SLLV	
SLT	
SLTI	. 379
SLTIU	. 380
SLTU	. 381
SQRT.fmt	. 382
SRA	
SRAV	
SRL	
SRLV	
SSNOP	
SUB	
SUB.fmt	. 389

ppendix B: Revision History	466
A.4: Release 6 Instruction Encodings	
A.3: Floating Point Unit Instruction Format Encodings	
A.1: Instruction Encodings and Instruction Classes	
ppendix A: Instruction Bit Encodings	
XORI	447
XOR	446
WSBH	
WRPGPR	
WAIT	442
TRUNC.W.fmt	
TRUNC.L.fmt	
TNEI	439
TNE	
TLTU	
TLTIU	
TLTI	
TLT	434
TLBWR	432
TLBWI	430
TLBR	428
TLBP	427
TLBINVF	425
TLBINV	422
TGEU	421
TGEIU	420
TGEI	419
TGE	418
TEQI	417
TEQ	416
SYSCALL	415
SYNCI	412
SYNC	407
SWXC1	
SWRE	
SWR	
SWLE	
SWL	
SWE	
SWC2	
SWC1	
SW	
SUXC1	
SUBU	390

## **List of Figures**

Figure 2.1: Example of Instruction Description	11
Figure 2.2: Example of Instruction Fields	12
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic	12
Figure 2.4: Example of Instruction Format	
Figure 2.5: Example of Instruction Purpose	13
Figure 2.6: Example of Instruction Description	13
Figure 2.7: Example of Instruction Restrictions	14
Figure 2.8: Example of Instruction Operation	15
Figure 2.9: Example of Instruction Exception	
Figure 2.10: Example of Instruction Programming Notes	16
Figure 2.11: COP_LW Pseudocode Function	
Figure 2.12: COP_LD Pseudocode Function	
Figure 2.13: COP_SW Pseudocode Function	
Figure 2.14: COP_SD Pseudocode Function	17
Figure 2.15: CoprocessorOperation Pseudocode Function	18
Figure 2.16: MisalignedSupport Pseudocode Function	
Figure 2.17: AddressTranslation Pseudocode Function	19
Figure 2.18: LoadMemory Pseudocode Function	19
Figure 2.19: StoreMemory Pseudocode Function	20
Figure 2.20: Prefetch Pseudocode Function	
Figure 2.21: SyncOperation Pseudocode Function	
Figure 2.22: ValueFPR Pseudocode Function	
Figure 2.23: StoreFPR Pseudocode Function	
Figure 2.24: CheckFPException Pseudocode Function	
Figure 2.25: FPConditionCode Pseudocode Function	
Figure 2.26: SetFPConditionCode Pseudocode Function	
Figure 2.27: sign_extend Pseudocode Functions	
Figure 2.28: memory_address Pseudocode Function	
Figure 2.29: Instruction Fetch Implicit memory_address Wrapping	
Figure 2.30: AddressTranslation implicit memory_address Wrapping	
Figure 2.31: SignalException Pseudocode Function	
Figure 2.32: SignalDebugBreakpointException Pseudocode Function	
Figure 2.33: SignalDebugModeBreakpointException Pseudocode Function	
Figure 2.34: NullifyCurrentInstruction PseudoCode Function	
Figure 2.35: PolyMult Pseudocode Function	
Figure 3.1: ALIGN operation (32-bit)	
Figure 3.2: Example of an ALNV.PS Operation	
Figure 3.3: Usage of Address Fields to Select Index and Way	
Figure 3.4: Usage of Address Fields to Select Index and Way	
Figure 3.5: Operation of the EXT Instruction	
Figure 3.6: Operation of the INS Instruction	
Figure 4.1: Unaligned Word Load Using LWL and LWR	
Figure 4.2: Bytes Loaded by LWL Instruction	
Figure 4.3: Unaligned Word Load Using LWLE and LWRE	
Figure 4.4: Bytes Loaded by LWLE Instruction	
Figure 4.5: Unaligned Word Load Using LWL and LWR	
Figure 4.6: Bytes Loaded by LWR Instruction	248

Figure 4.7: Unaligned Word Load Using LWLE and LWRE	251
Figure 4.8: Bytes Loaded by LWRE Instruction	252
Figure 5.9: Unaligned Word Store Using SWL and SWR	397
Figure 5.10: Bytes Stored by an SWL Instruction	398
Figure 5.11: Unaligned Word Store Using SWLE and SWRE	399
Figure 5.12: Bytes Stored by an SWLE Instruction	400
Figure 5.13: Unaligned Word Store Using SWR and SWL	401
Figure 5.14: Bytes Stored by SWR Instruction	402
Figure 5.15: Unaligned Word Store Using SWRE and SWLE	404
Figure 5.16: Bytes Stored by SWRE Instruction	
Figure A.1: Sample Bit Encoding Table	

## **List of Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	4
Table 1.2: Read/Write Register Field Notation	
Table 2.1: AccessLength Specifications for Loads/Stores	
Table 3.1: FPU Comparisons Without Special Operand Exceptions	111
Table 3.2: FPU Comparisons With Special Operand Exceptions for QNaNs	
Table 3.3: Usage of Effective Address	114
Table 3.4: Encoding of Bits[17:16] of CACHE Instruction	
Table 3.5: Encoding of Bits [20:18] of the CACHE Instruction	
Table 3.6: Usage of Effective Address	
Table 3.7: Encoding of Bits[17:16] of CACHEE Instruction	
Table 3.8: Encoding of Bits [20:18] of the CACHEE Instruction	
Table 3.1: Types of Global TLB Invalidates	
Table 4.1: Special Cases for FP MAX, MIN, MAXA, MINA	
Table 5.2: Values of hint Field for PREF Instruction	
Table 5.3: Values of hint Field for PREFE Instruction	
Table 5.4: RDHWR Register Numbers	
Table 5.5: Encodings of the Bits[10:6] of the SYNC instruction; the SType Field	
Table A.1: Symbols Used in the Instruction Encoding Tables	
Table A.2: MIPS32 Encoding of the Opcode Field	
Table A.3: MIPS32 SPECIAL Opcode Encoding of Function Field	
Table A.4: MIPS32 REGIMM Encoding of rt Field	
Table A.5: MIPS32 SPECIAL2 Encoding of Function Field	
Table A.6: MIPS32 SPECIAL3 Encoding of Function Field for Release 2 of the Architecture	
Table A.7: MIPS32 MOVCI6R Encoding of tf Bit	
Table A.8: MIPS32 SRL Encoding of Shift/Rotate	454
Table A.9: MIPS32 SRLV Encoding of Shift/Rotate	
Table A.10: MIPS32 BSHFL Encoding of sa Field	
Table A.11: MIPS32 COP0 Encoding of rs Field	
Table A.12: MIPS32 COP0 Encoding of Function Field When rs=CO	
Table A.13: PCREL Encoding of Minor Opcode Field	455
Table A.14: MIPS32 Encoding of rs Field	
Table A.15: MIPS32 COP1 Encoding of Function Field When rs=S	
Table A.16: MIPS32 COP1 Encoding of Function Field When rs=D	
Table A.17: MIPS32 COP1 Encoding of Function Field When rs=W or L	457
Table A.18: MIPS32 COP1 Encoding of Function Field When rs=PS	458
Table A.19: MIPS32 COP1 Encoding of tf Bit When rs=S, D, or PS6R, Function=MOVCF6R	458
Table A.20: MIPS32 COP2 Encoding of rs Field	458
Table A.21: MIPS32 COP1X6R Encoding of Function Field	
Table A.22: Floating Point Unit Instruction Format Encodings	459
Table A.23: Release 6 MUL/DIV encodings	
Table A.24: Release 6 PC-relative family encoding	
Table A.25: Release 6 PC-relative family encoding bitstrings	463
Table A.26: B*C compact branch encodings	464

### **About This Book**

The MIPS32® Instruction Set Manual comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the micro-MIPS<sup>TM</sup> Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32<sup>TM</sup> instruction set
- Volume III describes the MIPS32® and microMIPS32™ Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size. Release 6 removes MIPS16e: MIPS16e cannot be implemented with Release 6.
- Volume IV-b describes the MDMX<sup>™</sup> Application-Specific Extension to the MIPS64® Architecture and microMIPS64<sup>™</sup>. It is not applicable to the MIPS32® document set nor the microMIPS32<sup>™</sup> document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time. Release 6 removes MDMX: MDMX cannot be implemented with Release 6.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture. Release 6 removes MIPS-3D: MIPS-3D cannot be implemented with Release 6.
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture . Release 6 removes SmartMIPS: SmartMIPS cannot be implemented with Release 6, neither MIPS32 Release 6 nor MIPS64 Release 6.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture.
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

#### 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

- is used for emphasis
- is used for *bits*, *fields*, and *registers* that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S* and *D*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

#### 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

 Implementations of operations generating UNPREDICTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
- UNPREDICTABLE operations must not halt or hang the processor

#### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

#### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

• Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

## 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described using a high-level language pseudocode resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

Symbol Meaning  $\leftarrow$ Assignment =,  $\neq$ Tests for equality and inequality Bit string concatenation A y-bit string formed by y copies of the single-bit value x  $\mathbf{x}^{y}$ A constant value n in base b. For instance 10#100 represents the decimal value 100, 2#100 represents the b#n binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10. A constant value n in base 2. For instance 0b100 represents the binary value 100 (decimal 4). 0bn A constant value n in base 16. For instance 0x100 represents the hexadecimal value 100 (decimal 256). 0xn

**Table 1.1 Symbols Used in Instruction Operation Statements** 

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning			
X <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.			
x.bit[y]	Bit y of bitstring x. Alternative to the traditional MIPS notation $x_y$ .			
x.bits[yz]	Selection of bits y through z of bit string x. Alternative to the traditional MIPS notation $x_{yz}$ .			
x.byte[y]	Byte y of bitstring x. Equivalent to the traditional MIPS notation $x_{8*y+78*y}$ .			
x.bytes[yz]	Selection of bytes y through z of bit string x. Alternative to the traditional MIPS notation $x_{8*y+78*z}$ .			
x.halfword[y] x.word[i] x.doubleword[i]	Similar extraction of particular bitfields (used in e.g., MSA packed SIMD vectors).			
x.bit31, x.byte0, etc.	Examples of abbreviated form of x.bit[y], etc. notation, when y is a constant.			
x.fieldy	Selection of a named subfield of bitstring <i>x</i> , typically a register or instruction encoding.  More formally described as "Field y of register x".  For example, FIR.D = "the D bit of the Coprocessor 1 Floating-point Implementation Register (FIR)".			
+, -	2's complement or floating point arithmetic: addition, subtraction			
*,×	2's complement or floating point multiplication (both used for either)			
div	2's complement integer division			
mod	2's complement modulo			
/	Floating point division			
<	2's complement less-than comparison			
>	2's complement greater-than comparison			
<u>≤</u>	2's complement less-than or equal comparison			
≥	2's complement greater-than or equal comparison			
nor	Bitwise logical NOR			
xor	Bitwise logical XOR			
and	Bitwise logical AND			
or	Bitwise logical OR			
not	Bitwise inversion			
&&	Logical (non-Bitwise) AND			
<<	Logical Shift left (shift in zeros at right-hand-side)			
>>	Logical Shift right (shift in zeros at left-hand-side)			
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers			
GPR[x]	CPU general-purpose register $x$ . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$ .			
SGPR[s,x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose regiters may be implemented. SGPR[s,x] refers to GPR set s, register x.			
FPR[x]	Floating Point operand register x			
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1]. Release 6 removes the floating point condition codes.			
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>			

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning			
CPR[z,x,s]	Coprocessor unit z, general register x, select s			
CP2CPR[x]	Coprocessor unit 2, general register <i>x</i>			
CCR[z,x]	Coprocessor unit z, control register x			
CP2CCR[x]	Coprocessor unit 2, control register <i>x</i>			
COC[z]	Coprocessor unit z condition signal			
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number			
BigEndianMem	Endian mode as configured at chip reset $(0 \rightarrow \text{Little-Endian}, 1 \rightarrow \text{Big-Endian})$ . Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions) and the endianness of Kernel and Supervisor mode execution.			
BigEndianCPU	The endianness for load and store instructions (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).			
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (SR <sub>RE</sub> and User mode).			
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.			
I:, I+n:, I-n:	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to "execute." Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of <b>I</b> . Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction <b>I</b> , in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled <b>I+1</b> .  The effect of pseudocode statements for the current instruction labeled <b>I+1</b> appears to occur "at the same time" as the effect of pseudocode statements labeled <b>I</b> for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur "at the same time," there is no defined order. Programs must not depend on a particular order of evaluation between such sections.			
PC	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.  In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. Release 6 adds PC-relative address computation and load instructions. The PC value contains a full 32-bit address, all of which are significant during a memory reference.			

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning					
ISA Mode	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the <i>ISA Mode</i> is a single-bit register that determines in which mode the processor is executing, as follows:					
	Encoding Meaning					
	0		The processor is executing 32-bit MIPS instructions			
	1		The processor is executing MIIPS16e or microMIPS instructions			
	In the MIPS Architecture, the <i>ISA Mode</i> value is only visible indirectly, such as when the processor scombined value of the upper bits of PC and the <i>ISA Mode</i> into a GPR on a jump-and-link or branch-a instruction, or into a Coprocessor 0 register on an exception.					
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.					
FP32RegistersMode	has 32, 32-bit FPRs, in which	2-bit or 64-bit floating point registers (FPRs). In MIPS32 -bit data types are stored in even-odd pairs of FPRs. In Nand Release 3) the FPU has 32 64-bit FPRs in which 64-	MIPS64, (and			
	In MIPS32 Release 1 implementations, <b>FP32RegistersMode</b> is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs.  The value of <b>FP32RegistersMode</b> is computed from the FR bit in the <i>Status</i> register.					
InstructionInBranchDe- laySlot	-					
SignalException(exception, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.					

## 1.4 Notation for Register Field Accessibility

In this document, the read/write properties of register fields use the notations shown in Table 1.1.

Table 1.2 Read/Write Register Field Notation

Read/Write Notation	Hardware Interpretation	Software Interpretation	
R/W	Hardware updates of this field are visible by softwar hardware read.  If the Reset State of this field is "Undefined", either	ate of this field is "Undefined", either software or hardware must initialize the value before will return a predictable value. This should not be confused with the formal definition of	

Table 1.2 Read/Write Register Field Notation (Continued)

Read/Write Notation	Hardware Interpretation	Software Interpretation
R	A field which is either static or is updated only by hardware. If the Reset State of this field is either "0", "Preset", or "Externally Set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. The term "Preset" is used to suggest that the processor establishes the appropriate state, whereas the term "Externally Set" is used to suggest that the state is established via an external source (e.g., personality pins or initialization bit stream). These terms are suggestions only, and are not intended to act as a requirement on the implementation. If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware.  If the Reset State of this field is "Undefined", software reads of this field result in an UNPREDICT-ABLE value except after a hardware update done under the conditions specified in the description of the field.
R0	R0 = reserved, read as zero, ignore writes by software.  Hardware ignores software writes to an R0 field. Neither the occurrence of such writes, nor the values written, affects hardware behavior.  Hardware always returns 0 to software reads of R0 fields.  The Reset State of an R0 field must always be 0.  If software performs an mtc0 instruction which writes a non-zero value to an R0 field, the write to the R0 field will be ignored, but permitted writes to other fields in the register will not be affected.	Architectural Compatibility: R0 fields are reserved, and may be used for not-yet-defined purposes in future revisions of the architecture.  When writing an R0 field, current software should only write either all 0s, or, preferably, write back the same value that was read from the field.  Current software should not assume that the value read from R0 fields is zero, because this may not be true on future hardware.  Future revisions of the architecture may redefine an R0 field, but must do so in such a way that software which is unaware of the new definition and either writes zeros or writes back the value it has read from the field will continue to work correctly.  Writing back the same value that was read is guaranteed to have no unexpected effects on current or future hardware behavior. (Except for non-atomicity of such read-writes.)  Writing zeros to an R0 field may not be preferred because in the future this may interfere with the operation of other software which has been updated for the new field definition.

Table 1.2 Read/Write Register Field Notation (Continued)

Read/Write Notation	Hardware Interpretation	Software Interpretation		
0	Release 6  Release 6 legacy "0" behaves like R0 - read as zero, nonzero writes ignored.  Legacy "0" should not be defined for any new control register fields; R0 should be used instead.			
	HW returns 0 when read. HW ignores writes.	Only zero should be written, or, value read from register.		
		Release 6 s zero, nonzero writes UNDEFINED		
	A field which hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero. If the Reset State of this field is "Undefined", software must write this field with zero before it is guaranteed to read as zero.		
R/W0	Like R/W, except that writes of non-zero to a R/W0 field are ignored.  E.g. Status.NMI			
	Hardware may set or clear an R/W0 bit.	Software can only clear an R/W0 bit.		
	Hardware ignores software writes of nonzero to an R/W0 field. Neither the occurrence of such writes, nor the values written, affects hardware behavior.  Software writes of 0 to an R/W0 field may have an effect.	Software writes 0 to an R/W0 field to clear the field.  Software writes nonzero to an R/W0 bit in order to guarantee that the bit is not affected by the write.		
	Hardware may return 0 or nonzero to software reads of an R/W0 bit.  If software performs an mtc0 instruction which			
	writes a non-zero value to an R/W0 field, the write to the R/W0 field will be ignored, but permitted writes to other fields in the register will not be affected.			

#### 1.5 For More Information

MIPS processor manuals and additional information about MIPS products can be found at http://www.imgtec.com.

For comments or questions on the MIPS32® Architecture or this document, send Email to IMGBA-DocFeedback@imgtec.com.

## **Guide to the Instruction Set**

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

### 2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- "Instruction Fields" on page 12
- "Instruction Descriptive Name and Mnemonic" on page 12
- "Format Field" on page 12
- "Purpose Field" on page 13
- "Description Field" on page 13
- "Restrictions Field" on page 13
- "Operation Field" on page 15
- "Exceptions Field" on page 15
- "Programming Notes and Implementation Notes Fields" on page 15

Instruction Mnemonic and -**EXAMPLE Example Instruction Name** Descriptive Name **EXAMPLE** 16 15 6 5 31 26 25 21 20 11 10 0 Instruction Encoding **SPECIAL** 0 **EXAMPLE** Constant and Variable 0 rt rd 000000 00000 000000 Field Names and Values 6 6 5 5 5 5 Architecture Level at . which Instruction Was Defined/Redefined MIPS32 Format: EXAMPLE fd, rs, rt Assembler Format(s) for -Each Definition Short Description -**Purpose:** Example Instruction Name To execute an EXAMPLE op. **Description:**  $GPR[rd] \leftarrow GPR[r]s$  exampleop GPR[rt]Symbolic Description -This section describes the operation of the instruction in text, tables, and illustrations. It Full Description of includes information that would be difficult to encode in the Operation section. Instruction Operation Restrictions on Instruction **Restrictions:** and Operands This section lists any restrictions for the instruction. This can include values of the instruction encoding fields such as register specifiers, operand values, operand formats, address alignment, instruction scheduling hazards, and type of memory access for addressed locations. High-Level Language Operation: Description of the Instruction Operation /\* This section describes the operation of an instruction in \*/ /\* a high-level pseudo-language. It is precise in ways that \*/ /\* the Description section is not, but is also missing \*/ /\* information that is hard to express in pseudocode. \*/  $\leftarrow \texttt{GPR[rs]} \texttt{ exampleop GPR[rt]}$  $GPR[rd] \leftarrow sign extend(temp_{31...0})$ Exceptions that the Instruction — **Exceptions:** Can Cause A list of exceptions taken by the instruction. Notes for Programmers **Programming Notes:** Information useful to programmers, but not necessary to describe the operation of the instruction. **Implementation Notes:** Notes for Implementers -

Figure 2.1 Example of Instruction Description

Like *Programming Notes*, except for processor implementors.

#### 2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

26 25 21 20 16 15 11 10 6 5 0 **SPECIAL** 0 ADD rd rs rt 000000 00000 100000 5

Figure 2.2 Example of Instruction Fields

#### 2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic

Add Word ADD

#### 2.1.3 Format Field

31

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Figure 2.4 Example of Instruction Format

Format: ADD fd,rs,rt MIPS32

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields.

The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page. Instructions introduced at different times by different ISA family members, are indicated by markings such

as "MIPS64, MIPS32 Release 2". Instructions removed by particular architecture release are indicated in the Availability section.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD.fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

#### 2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

#### Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

#### 2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

#### Figure 2.6 Example of Instruction Description

**Description:** GPR [rd] ← GPR [rs] + GPR [rt]

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rd.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR rt" is CPU general-purpose register specified by the instruction field rt. "FPR fs" is the floating point operand register specified by the instruction field fs. "CP1 register fd" is the coprocessor 1 general register specified by the instruction field fd. "FCSR" is the floating point Control / Status register.

#### 2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

Valid values for instruction fields (for example, see floating point ADD.fmt)

- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)
- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

#### Figure 2.7 Example of Instruction Restrictions

# Restrictions: None

#### 2.1.7 Availability and Compatibility Fields

The Availability and Compatibility sections are not provided for all instructions. These sections list considerations relevant to whether and how an implementation may implement some instructions, when software may use such instructions, and how software can determine if an instruction or feature is present. Such considerations include:

- Some instructions are not present on all architecture releases. Sometimes the implementation is required to signal a Reserved Instruction exception, but sometimes executing such an instruction encoding is architecturally defined to give UNPREDICTABLE results.
- Some instructions are available for implementations of a particular architecture release, but may be provided only if an optional feature is implemented. Control register bits typically allow software to determine if the feature is present.
- Some instructions may not behave the same way on all implementations. Typically this involves behavior
  that was UNPREDICTABLE in some implementations, but which is made architectural and guaranteed consistent so that software can rely on it in subsequent architecture releases.
- Some instructions are prohibited for certain architecture releases and/or optional feature combinations.
- Some instructions may be removed for certain architecture releases. Implementations may then be required to signal a Reserved Instruction exception for the removed instruction encoding; but sometimes the instruction encoding is reused for other instructions.

All of these considerations may apply to the same instruction. If such considerations applicable to an instruction are simple, the architecture level in which an instruction was defined or redefined in the *Format* field, and/or the *Restrictions* section, may be sufficient; but if the set of such considerations applicable to an instruction is complicated, the *Availability* and *Compatibility* sections may be provided.

#### 2.1.8 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation

```
Operation:
    temp ← (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
    if temp<sub>32</sub> ≠ temp<sub>31</sub> then
        SignalException(IntegerOverflow)
    else
        GPR[rd] ← temp
    endif
```

See 2.2 "Operation Section Notation and Functions" on page 16 for more information on the formal notation used here.

#### 2.1.9 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

Figure 2.9 Example of Instruction Exception

## Exceptions: Integer Overflow

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

#### 2.1.10 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

#### Figure 2.10 Example of Instruction Programming Notes

#### **Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

#### 2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- "Instruction Execution Ordering" on page 16
- "Pseudocode Functions" on page 16

#### 2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

#### 2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- "Coprocessor General Register Access Functions" on page 16
- "Memory Operation Functions" on page 18
- "Floating Point Functions" on page 21
- "Miscellaneous Functions" on page 25

#### 2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

#### 2.2.2.1.1 COP\_LW

The COP\_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

#### Figure 2.11 COP\_LW Pseudocode Function

```
COP LW (z, rt, memword)
```

```
z: The coprocessor unit number
  rt: Coprocessor general register specifier
  memword: A 32-bit word value supplied to the coprocessor
  /* Coprocessor-dependent action */
endfunction COP LW
```

#### 2.2.2.1.2 COP LD

The COP\_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

#### Figure 2.12 COP LD Pseudocode Function

```
COP_LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP LD
```

#### 2.2.2.1.3 COP\_SW

The COP\_SW function defines the action taken by coprocessor z to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register rt.

#### Figure 2.13 COP\_SW Pseudocode Function

```
dataword ← COP_SW (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  dataword: 32-bit word value

/* Coprocessor-dependent action */
endfunction COP_SW
```

#### 2.2.2.1.4 COP SD

The COP\_SD function defines the action taken by coprocessor z to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register rt.

#### Figure 2.14 COP\_SD Pseudocode Function

```
datadouble ← COP_SD (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  datadouble: 64-bit doubleword value

/* Coprocessor-dependent action */
```

```
endfunction COP SD
```

#### 2.2.2.1.5 CoprocessorOperation

The Coprocessor Operation function performs the specified Coprocessor operation.

#### Figure 2.15 CoprocessorOperation Pseudocode Function

```
CoprocessorOperation (z, cop_fun)

/* z: Coprocessor unit number */
   /* cop_fun: Coprocessor function from function field of instruction */

/* Transmit the cop_fun value to coprocessor z */

endfunction CoprocessorOperation
```

#### 2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *Access-Length* field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

#### 2.2.2.2.1 Misaligned Support

MIPS processors originally required all memory accesses to be naturally aligned. MSA (the MIPS SIMD Architecture) supported misaligned memory accesses for its 128 bit packed SIMD vector loads and stores, from its introduction in MIPS Release 5. Release 6 requires systems to provide support for misaligned memory accesses for all ordinary memory reference instructions: the system must provide a mechanism to complete a misaligned memory reference for this instruction, ranging from full execution in hardware to trap-and-emulate.

The pseudocode function MisalignedSupport encapsulates the version number check to determine if misalignment is supported for an ordinary memory access.

#### Figure 2.16 MisalignedSupport Pseudocode Function

```
predicate \leftarrow MisalignedSupport () return Config.AR \geq 2 // Architecture Revision 2 corresponds to MIPS Release 6. end function
```

See Appendix B, "Misaligned Memory Accesses" on page 511 for a more detailed discussion of misalignment, including pseudocode functions for the actual misaligned memory access.

#### 2.2.2.2.2 AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.17 AddressTranslation Pseudocode Function

#### 2.2.2.3 LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (CCA) and the access (IorD) to find the contents of AccessLength memory bytes, starting at physical location pAddr. The data is returned in a fixed-width naturally aligned memory element (MemElem). The low-order 2 (or 3) bits of the address and the AccessLength indicate which of the bytes within MemElem need to be passed to the processor. If the memory access type of the reference is uncached, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is cached but the data is not present in cache, an implementation-specific size and alignment block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.18 LoadMemory Pseudocode Function

```
MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
   /* MemElem:
                Data is returned in a fixed width with a natural alignment. The */
   /*
                width is the same size as the CPU general-purpose register, */
   /*
                32 or 64 bits, aligned on a 32- or 64-bit boundary, */
   /*
                respectively. */
   /* CCA:
                Cacheability&CoherencyAttribute=method used to access caches */
                and memory and resolve the reference */
   /* AccessLength: Length, in bytes, of access */
   /* pAddr:
                physical address */
   /* vAddr:
                virtual address */
   /* IorD:
                Indicates whether access is for Instructions or Data */
endfunction LoadMemory
```

#### 2.2.2.2.4 StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

Figure 2.19 StoreMemory Pseudocode Function

```
StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
   /* CCA:
                Cacheability&Coherency Attribute, the method used to access */
   /*
                caches and memory and resolve the reference. */
   /* AccessLength: Length, in bytes, of access */
   /* MemElem: Data in the width and alignment of a memory element. */
   /*
                The width is the same size as the CPU general */
   /*
                purpose register, either 4 or 8 bytes, */
   /*
                aligned on a 4- or 8-byte boundary. For a */
   /*
               partial-memory-element store, only the bytes that will be*/
   /*
               stored must be valid.*/
   /* pAddr: physical address */
   /* vAddr: virtual address */
endfunction StoreMemory
```

#### 2.2.2.2.5 Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

#### Figure 2.20 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
endfunction Prefetch
```

Table 2.1 lists the data access lengths and their labels for loads and stores.

Table 2.1 AccessLength Specifications for Loads/Stores

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)

Table 2.1 AccessLength Specifications for Loads/Stores

AccessLength Name	Value	Meaning
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

#### 2.2.2.2.6 SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

Figure 2.21 SyncOperation Pseudocode Function

```
SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */

/* Perform implementation-dependent operation to complete the */
   /* required synchronization operation */
endfunction SyncOperation
```

#### 2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

#### 2.2.2.3.1 ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

Figure 2.22 ValueFPR Pseudocode Function

```
value 	ValueFPR(fpr, fmt)

/* value: The formattted value from the FPR */

/* fpr: The FPR number */
   /* fmt: The format of the data, one of: */
   /* S, D, W, L, PS, */
   /* OB, QH, */
   /* UNINTERPRETED_WORD, */
   /* UNINTERPRETED_DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */
```

```
case fmt of
       S, W, UNINTERPRETED WORD:
           valueFPR \leftarrow FPR[fpr]
       D, UNINTERPRETED DOUBLEWORD:
           if (FP32RegistersMode = 0)
               if (fpr_0 \neq 0) then
                   valueFPR ← UNPREDICTABLE
                   valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
               endif
           else
               valueFPR \leftarrow FPR[fpr]
           endif
       L:
           if (FP32RegistersMode = 0) then
               valueFPR ← UNPREDICTABLE
           else
               valueFPR \leftarrow FPR[fpr]
           endif
       DEFAULT:
           valueFPR ← UNPREDICTABLE
   endcase
endfunction ValueFPR
```

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

#### 2.2.2.3.2 StoreFPR

Figure 2.23 StoreFPR Pseudocode Function

```
StoreFPR (fpr, fmt, value)
   /* fpr:
             The FPR number */
   /* fmt: The format of the data, one of: */
   /*
             S, D, W, L, PS, */
   /*
             OB, QH, */
   /* UNINTERPRETED_WORD, */
/* UNINTERPRETED_DOUBLEWORD */
   /* value: The formattted value to be stored into the FPR */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in LWC1 and LDC1 */
   case fmt of
      S, W, UNINTERPRETED_WORD:
          FPR[fpr] \leftarrow value
      D, UNINTERPRETED_DOUBLEWORD:
```

```
if (FP32RegistersMode = 0)
    if (fpr<sub>0</sub> ≠ 0) then
        UNPREDICTABLE
    else
        FPR[fpr] ← UNPREDICTABLE<sup>32</sup> || value<sub>31...0</sub>
        FPR[fpr+1] ← UNPREDICTABLE<sup>32</sup> || value<sub>63...32</sub>
    endif
    else
        FPR[fpr] ← value
    endif

L:
    if (FP32RegistersMode = 0) then
        UNPREDICTABLE
    else
        FPR[fpr] ← value
    endif

endcase
```

endfunction StoreFPR

#### 2.2.2.3.3 CheckFPException

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

Figure 2.24 CheckFPException Pseudocode Function

```
CheckFPException()  
/* A floating point exception is signaled if the E bit of the Cause field is a 1 */  
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */  
/* and the corresponding bit in the Enable field are both 1 */  

if ( (FCSR_{17} = 1) or ((FCSR_{16...12} \text{ and } FCSR_{11...7}) \neq 0)) ) then SignalException(FloatingPointException) endif
```

#### 2.2.2.3.4 FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

#### Figure 2.25 FPConditionCode Pseudocode Function

endif

endfunction FPConditionCode

#### 2.2.2.3.5 SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

#### Figure 2.26 SetFPConditionCode Pseudocode Function

```
\begin{split} & \text{SetFPConditionCode}\left(\text{cc, tf}\right) \\ & \text{if cc = 0 then} \\ & & \text{FCSR} \leftarrow \text{FCSR}_{31...24} \text{ || tf || FCSR}_{22...0} \\ & & \text{else} \\ & & & \text{FCSR} \leftarrow \text{FCSR}_{31...25+\text{cc}} \text{ || tf || FCSR}_{23+\text{cc}...0} \\ & \text{endif} \\ & \text{endfunction SetFPConditionCode} \end{split}
```

#### 2.2.2.4 Pseudocode Functions Related to Sign and Zero Extension

#### 2.2.2.4.1 Sign extension and zero extension in pseudocode

Much pseudocode uses a generic function sign\_extend without specifying from what bit position the extension is done, when the intention is obvious. E.g. sign extend(immediate16) or sign extend(disp9).

However, sometimes it is necessary to specify the bit position. For example,  $sign_extend(temp_{31..0})$  or the more complicated  $(offset_{15})^{GPRLEN-(16+2)}$  || offset || 0<sup>2</sup>.

The explicit notation sign\_extend.nbits(val) or sign\_extend(val,nbits) is suggested as a simplification. They say to sign extend as if an nbits-sized signed integer. The width to be sign extended to is usually apparent by context, and is usually GPRLEN, 32 or 64 bits. The previous examples then become.

```
sign_extend(temp_{31..0})
= sign_extend.32(temp)
and
(offset_{15})^{GPRLEN-(16+2)} || offset || 0^2
= sign_extend.16(offset) << 2
```

Note that sign extend. N(value) extends from bit position N-1, if the bits are numbered 0..N-1 as is typical.

The explicit notations sign\_extend.nbits(val) or sign\_extend(val, nbits) is used as a simplification. These notations say to sign extend as if an nbits-sized signed integer. The width to be sign extended to is usually apparent by context, and is usually GPRLEN, 32 or 64 bits.

#### Figure 2.27 sign extend Pseudocode Functions

```
sign_extend.nbits(val) = sign_extend(val,nbits) /* syntactic equivalents */
function sign_extend(val,nbits)
    return (val_nbits-1) GPRLEN-nbits || val_nbits-1..0
end function
```

The earlier examples can be expressed as

Similarly for zero extension, although zero extension is less common than sign extension in the MIPS ISA.

Floating point may use notations such as zero\_extend.fmt corresponding to the format of the FPU instruction. E.g. zero\_extend.S and zero\_extend.D are equivalent to zero\_extend.32 and zero\_extend.64.

Existing pseudocode may use any of these, or other, notations.

#### 2.2.2.4.2 memory\_address

The pseudocode function memory\_address performs mode-dependent address space wrapping for compatibility between MIPS32 and MIPS64. It is applied to all memory references. It may be specified explicitly in some places, particularly for new memory reference instructions, but it is also declared to apply implicitly to all memory references as defined below. In addition, certain instructions that are used to calculate effective memory addresses but which are not themselves memory accesses specify memory address explicitly in their pseudocode.

#### Figure 2.28 memory\_address Pseudocode Function

```
function memory_address(ea)
   return ea
end function
```

On a 32-bit CPU, memory address returns its 32-bit effective address argument unaffected.

In addition to the use of memory\_address for all memory references (including load and store instructions, LL/SC), Release 6 extends this behavior to control transfers (branch and call instructions), and to the PC-relative address calculation instructions (ADDIUPC, AUIPC, ALUIPC). In newer instructions the function is explicit in the pseudocode.

Implicit address space wrapping for all instruction fetches is described by the following pseudocode fragment which should be considered part of instruction fetch:

#### Figure 2.29 Instruction Fetch Implicit memory\_address Wrapping

```
PC 	← memory_address( PC )
( instruction_data, length ) 	← instruction_fetch( PC )
/* decode and execute instruction */
```

Implicit address space wrapping for all data memory accesses is described by the following pseudocode, which is inserted at the top of the AddressTranslation pseudocode function:

#### Figure 2.30 AddressTranslation implicit memory address Wrapping

```
 \begin{array}{ll} (\texttt{pAddr, CCA)} & \longleftarrow \texttt{AddressTranslation (vAddr, IorD, LorS)} \\ & \texttt{vAddr} & \longleftarrow \texttt{memory\_address(vAddr)} \end{array}
```

In addition to its use in instruction pseudocode,

#### 2.2.2.5 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

#### 2.2.2.5.1 SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.31 SignalException Pseudocode Function

```
SignalException(Exception, argument)

/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */
endfunction SignalException
```

#### 2.2.2.5.2 SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.32 SignalDebugBreakpointException Pseudocode Function

```
SignalDebugBreakpointException()
endfunction SignalDebugBreakpointException
```

#### 2.2.2.5.3 SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

#### Figure 2.33 SignalDebugModeBreakpointException Pseudocode Function

```
SignalDebugModeBreakpointException()
endfunction SignalDebugModeBreakpointException
```

#### 2.2.2.5.4 NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

#### Figure 2.34 NullifyCurrentInstruction PseudoCode Function

```
NullifyCurrentInstruction()
```

endfunction NullifyCurrentInstruction

### 2.2.2.5.5 PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.35 PolyMult Pseudocode Function

```
\label{eq:polyMult} \begin{split} \text{PolyMult}(x,\ y) & \text{temp} \leftarrow 0 \\ \text{for $i$ in $0$ ... $31} & \text{if $x_i = 1$ then} \\ & \text{temp} \leftarrow \text{temp xor } (y_{(31\text{-}i)\dots 0}\ ||\ 0^i) \\ & \text{endif} \\ & \text{endfor} \\ & \text{PolyMult} \leftarrow \text{temp} \\ \end{split}
```

## 2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

## 2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See "Op and Function Subfield Notation" on page 27 for a description of the op and function subfields.

# The MIPS32® Instruction Set

## 3.1 Compliance and Subsetting

To be compliant with the MIPS32 Architecture, designs must implement a set of required features, as described in this document set. To allow implementation flexibility, the MIPS32 Architecture provides subsetting rules. An implementation that follows these rules is compliant with the MIPS32 Architecture as long as it adheres strictly to the rules, and fully implements the remaining instructions. Supersetting of the MIPS32 Architecture is only allowed by adding functions to the *SPECIAL2*, *COP2*, or both major opcodes, by adding control for co-processors via the *COP2*, *LWC2*, *SWC2*, *LDC2*, and/or *SDC2*, or via the addition of approved Application Specific Extensions.

Release 6 removes all instructions under the SPECIAL2 major opcode, either by removing them or moving them to the COP2 major opcode. All coprocessor 2 support instructions (for example, LWC2) have been moved to the COP2 major opcode. Supersetting of the Release 6 architecture is only allowed in the COP2 major opcode, or via the addition of approved Application Specific Extensions. SPECIAL2 is reserved for MIPS.

Note: The use of COP3 as a customizable coprocessor has been removed in the Release 2 of the MIPS32 architecture. The COP3 is reserved for the future extension of the architecture. Implementations using Release1 of the MIPS32 architecture are strongly discouraged from using the COP3 opcode for a user-available coprocessor as doing so will limit the potential for an upgrade path to a 64-bit floating point unit.

The instruction set subsetting rules are described in the subsections below, and also the following rule:

• Co-dependence of Architecture Features: MIPSr5<sup>TM</sup> (also called Release 5) and subsequent releases (such as Release 6) include a number of features. Some are optional; some are required. Features provided by a release, such as MIPSr5 or later, whether optional or required, must be consistent. If any feature that is introduced by a particular release is implemented (such as a feature described as part of Release 5 and not any earlier release) then all other features must be implemented in a manner consistent with that release. For example: the VZ and MSA features are introduced by Release 5 but are optional. The FR=1 64-bit FPU register model was optional when introduced earlier, but is now required by Release 5 if any FPU is implemented. If any or all of VZ or MSA are implemented, then Release 5 is implied, and then if an FPU is implemented, it must implement the FR=1 64-bit FPU register model.

## 3.1.1 Subsetting of Non-Privileged Architecture

- All non-privileged (do not need access to Coprocessor 0) CPU (non-FPU) instructions must be implemented no subsetting of these are allowed per the MIPS Instruction Set Architecture release supported.
- If any instruction is subsetted out based on the rules below, an attempt to execute that instruction must cause the appropriate exception (typically Reserved Instruction or Coprocessor Unusable).
- The FPU and related support instructions, such as CPU conditional branches on FPU conditions (pre-Release 6 BC1T/BC1F, Release 6 BC1NEQZ) and CPU conditional moves on FPU conditions (pre-Release 6 MOVT/MOVF), may be omitted. Software may determine if an FPU is implemented by checking the state of the FP bit in the *Config1* CP0 register. Software may determine which FPU data types are implemented by checking the

appropriate bits in the FIR CP1 register. The following allowable FPU subsets are compliant with the MIPS32 architecture:

No FPU

Config1.FP=0

• FPU with S, and W formats and all supporting instructions.

This 32-bit subset is permitted by Release 6, but prohibited by pre-Release 6 releases.

Config1.FP=1, Status.FR=0, FIR.S=FIR.L=1, FIR.D=FIR.L=FIR.PS=0.

• FPU with S, D, W, and L formats and all supporting instructions

Config1.FP=1, Status.FR=(see below), FIR.S=FIR.L=FIR.D=FIR.L=1, FIR.PS=0.

pre-MIPSr5 permits this 64-bit configuration, and allows both FPU register modes. Status.FR=0 support is required but Status.FR=1 support is optional.

MIPSr5 permits this 64-bit configuration, and requires both FPU register modes, i.e. both Status.FR=0 and Status.FR=1 support are required.

Release 6 permits this 64-bit configuration, but requires Status.FR=1 and FIR.F64=1. Release 6 prohibits Status.FR=0 if FIR.D=1 or FIR.L=1.

• FPU with S, D, PS, W, and L formats and all supporting instructions

Config1.FP=1, Status.FR=0/1, FIR.S=FIR.L=FIR.D=FIR.L=FIR.PS=1.

Release 6 prohibits this mode, and any mode with FIR.PS=1 paired single support.

- In Release 5 of the Architecture, if floating point is implemented then FR=1 is required. I.e. the 64-bit FPU, with the FR=1 64-bit FPU register model, is required. The FR=0 32-bit FPU register model continues to be required.
- Coprocessor 2 is optional and may be omitted. Software may determine if Coprocessor 2 is implemented by checking the state of the C2 bit in the Config1 CP0 register. If Coprocessor 2 is implemented, the Coprocessor 2 interface instructions (BC2, CFC2, COP2, CTC2, LDC2, LWC2, MFC2, MTC2, SDC2, and SWC2) may be omitted on an instruction-by-instruction basis.
- The caches are optional. The  $Config1_{DL}$  and  $Config1_{IL}$  fields denote whether the first level caches are present or
- Instruction, CP0 Register, and CP1 Control Register fields that are marked "Reserved" or shown as "0" in the description of that field are reserved for future use by the architecture and are not available to implementations. Implementations may only use those fields that are explicitly reserved for implementation dependent use.
- Supported Modules/ASEs are optional and may be subsetted out. In most cases, software may determine if a supported Module/ASE is implemented by checking the appropriate bit in the *Config1* or *Config3* or *Config4* CP0 register. If they are implemented, they must implement the entire ISA applicable to the component, or implement subsets that are approved by the Module/ASE specifications.

### The MIPS32® Instruction Set

- EJTAG is optional and may be subsetted out. If it is implemented, it must implement only those subsets that are approved by the EJTAG specification. If EJTAG is not implemented, the EJTAG instructions (SDBBP and DERET) can be subsetted out.
- In MIPS Release 3, there are two architecture branches (MIPS32/64 and microMIPS32/64). A single device is allowed to implement both architecture branches. The Privileged Resource Architecture (COP0) registers do not mode-switch in width (32-bit vs. 64-bit). For this reason, if a device implements both architecture branches, the address/data widths must be consistent. If a device implements MIPS64 and also implements microMIPS6, it must implement microMIPS64 not just microMIPS32. Simiarly, If a device implements microMIPS64 and also implements MIPS32/64, it must implement MIPS64 not just MIPS32.
- Prior to Release 6, the JALX instruction is required if and only if ISA mode-switching is possible. If both of the architecture branches are implemented (MIPS32/64 and microMIPS32/64) or if MIPS16e is implemented then the JALX instructions are required. If only one branch of the architecture family and MIPS16e is not implemented then the JALX instruction is not implemented. The JALX instruction was removed in Release 6.

## 3.2 Alphabetical List of Instructions

The following pages present detailed descriptions of instructions, arranged alphabetical order of opcode mnemonic (except where several similar instructions are described together.)

	31 2	6 25	21	20 16	15 11	10 6	5 0
	COP1 010001		fmt	0 00000	fs	fd	ABS 000101
_	6		5	5	5	5	6

Format: ABS.fmt

ABS.S fd, fs MIPS32 MIPS32 ABS.D fd, fs ABS.PS fd, fs

MIPS64,MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Absolute Value

**Description:** FPR[fd] ← abs(FPR[fs])

The absolute value of the value in FPR fs is placed in FPR fd. The operand and result are values in format fmt. ABS.PS takes the absolute value of the two values in FPR fs independently, and ORs together any generated excep-

The Cause bits are ORed into the Flag bits if no exception is taken.

If FIR<sub>Has2008</sub>=0 or FCSR<sub>ABS2008</sub>=0 then this operation is arithmetic. For this case, any NaN operand signals invalid operation.

If FCSR<sub>ABS2008</sub>=1 then this operation is non-arithmetic. For this case, both regular floating point numbers and NAN values are treated alike, only the sign bit is affected by this instruction. No IEEE exception can be generated for this case, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE**-DICTABLE.

The operand must be a value in format fint; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of ABS.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. ABS.PS is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

ABS.PS has been removed in Release 6.

### **Operation:**

```
StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

ADD Add Word

31	26	25 2	20	16	15	11	10 6	5	0
SPECIAL 000000		rs	rt		rd		0 00000		DD 0000
6		5	5		5		5		6

Format: ADD rd, rs, rt MIPS32

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

**Description:** GPR [rd] ← GPR [rs] + GPR [rt]

The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rd.

### **Restrictions:**

None

### **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow (\text{GPR}[\text{rs}]_{31} \big| \big| \text{GPR}[\text{rs}]_{31..0}) \; + \; (\text{GPR}[\text{rt}]_{31} \big| \big| \text{GPR}[\text{rt}]_{31..0}) \\ \text{if } \text{temp}_{32} \neq \text{temp}_{31} \text{ then} \\ \qquad \quad \text{SignalException}(\text{IntegerOverflow}) \\ \text{else} \\ \qquad \quad \text{GPR}[\text{rd}] \leftarrow \text{temp} \\ \text{endif} \end{array}
```

### **Exceptions:**

Integer Overflow

### **Programming Notes:**

ADDU performs the same arithmetic operation but does not trap on overflow.

ADD.fmt Floating Point Add

	31	26	25 21	20 16	15 11	10 6	5 0
	COP1 010001		fimt	ft	fs	fd	ADD 000000
_	6		5	5	5	5	6

Format: ADD.fmt

ADD.S fd, fs, ft ADD.D fd, fs, ft ADD.PS fd, fs, ft MIPS32 MIPS32

MIPS64,MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Add To add floating point values.

**Description:** FPR[fd] ← FPR[fs] + FPR[ft]

The value in FPR ft is added to the value in FPR fs. The result is calculated to infinite precision, rounded by using to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

ADD.PS adds the upper and lower halves of FPR fs and FPR ft independently, and ORs together any generated exceptions.

The Cause bits are ORed into the Flag bits if no exception is taken.

### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*. If the fields are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of ADD.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. ADD.PS is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

ADD.PS has been removed in Release 6.

### **Operation:**

```
StoreFPR (fd, fmt, ValueFPR(fs, fmt) +_{fmt} ValueFPR(ft, fmt))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

Unimplemented Operation, Invalid Operation, Inexact, Overflow, Underflow

ADDI Add Immediate Word



Format: ADDI rt, rs, immediate

MIPS32, removed in Release 6

Purpose: Add Immediate Word

To add a constant to a 32-bit integer. If overflow occurs, then trap.

```
Description: GPR[rt] ← GPR[rs] + immediate
```

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR rt.

#### **Restrictions:**

### **Availability and Compatibility:**

This instruction has been removed in Release 6. The encoding has been reused for other instructions introduced by Release 6.

### **Operation:**


```
\begin{array}{l} \text{temp} \leftarrow (\text{GPR}[\text{rs}]_{31} | | \text{GPR}[\text{rs}]_{31..0}) \ + \ \text{sign\_extend(immediate)} \\ \text{if } \text{temp}_{32} \neq \text{temp}_{31} \text{ then} \\ \quad \text{SignalException(IntegerOverflow)} \\ \text{else} \\ \quad \text{GPR}[\text{rt}] \leftarrow \text{temp} \\ \text{endif} \end{array}
```

### **Exceptions:**

Integer Overflow

### **Programming Notes:**

ADDIU performs the same arithmetic operation but does not trap on overflow.



Format: ADDIU rt, rs, immediate MIPS32

Purpose: Add Immediate Unsigned Word

To add a constant to a 32-bit integer.

**Description:** GPR[rt] ← GPR[rs] + immediate

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

### **Restrictions:**

None

### **Operation:**

```
temp ← GPR[rs] + sign_extend(immediate)
GPR[rt] ← temp
```

### **Exceptions:**

None

### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

31	26	25	21	20	19	18	0	
PCREL 111011		r	s	ADD 0	IUPC 0		immediate	
6		Į.	5	-	2	•	19	_

Format: ADDIUPC rs, immediate

MIPS32 Release 6

**Purpose:** Add Immediate to PC (unsigned - non-trapping)

```
Description: GPR[rs] ← ( PC + sign_extend( immediate << 2 ) )
```

This instruction performs a PC-relative address calculation. The 19-bit immediate is shifted left by 2 bits, sign-extended, and added to the address of the ADDIUPC instruction. The result is placed in GPR rs.

#### **Restrictions:**

None

### **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

### **Operation:**

```
GPR[rs] \leftarrow (PC + sign extend(immediate << 2))
```

### **Exceptions:**

None

### **Programming Notes:**

The term "unsigned" in this instruction mnemonic is a misnomer. "Unsigned" here means "non-trapping". It does not trap on a signed 32-bit overflow. ADDIUPC corresponds to unsigned ADDIU, which does not trap on overflow, as opposed to ADDI, which does trap on overflow.

ADDU Add Unsigned Word

31	26	25	21	20	16	15	11	10	6	5	0
	SPECIAL 000000	rs		rt			rd		0 00000	ADDU 100001	
	6	5		5			5		5	6	

Format: ADDU rd, rs, rt MIPS32

Purpose: Add Unsigned Word

To add 32-bit integers.

**Description:** GPR [rd] ← GPR [rs] + GPR [rt]

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

### **Restrictions:**

None

### **Operation:**

```
temp ← GPR[rs] + GPR[rt]
GPR[rd] ← temp
```

### **Exceptions:**

None

### **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

31	26	25	21	20	16	15	11	10 8	7 6	5	0
SPECIAL3 011111		rs		rt		rd		ALIGN 010	bp	BSHFL 100000	
6		5		5		5		3	2	6	

Format: ALIGN

ALIGN rd,rs,rt,bp MIPS32 Release 6

Purpose: Concatenate two GPRs, and extract a contiguous subset at a byte position

```
Description: GPR[rd] \leftarrow (GPR[rt] << (8*bp)) or (GPR[rs] >> (GPRLEN-8*bp))
```

The input registers GPR rt and GPR rs are concatenated, and a register width contiguous subset is extracted, which is specified by the byte pointer bp.

The ALIGN instruction operates on 32-bit words, and has a 2-bit byte position field bp.

• The 32-bit word in GPR *rt* is left shifted as a 32-bit value by *bp* byte positions. The 32-bit word in register *rs* is right shifted as a 32-bit value by (4-bp) byte positions. These shifts are logical shifts, zero-filling. The shifted values are then *or*-ed together to create a 32-bit result that is written to destination GPR *rd*.

#### **Restrictions:**

Executing ALIGN with shift count bp=0 acts like a register to register move operation, and is redundant, and therefore discouraged. Software should not generate ALIGN with shift count bp=0.

### **Availability and Compatibility:**


The ALIGN instruction is introduced by and required as of Release 6.

### **Programming Notes:**


Release 6 ALIGN instruction corresponds to the pre-Release 6 DSP Module BALIGN instruction, except that BALIGN with shift counts of 0 and 2 are specified as being UNPREDICTABLE, whereas ALIGN defines all bp values, discouraging only bp=0.

Graphically,

Figure 3.1 ALIGN operation (32-bit)



**Exceptions:** 



Format: ALNV.PS fd, fs, ft, rs

MIPS64, MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Align Variable

To align a misaligned pair of paired single values.

**Description:** FPR[fd] ← ByteAlign(GPR[rs]<sub>2..0</sub>, FPR[fs], FPR[ft])

FPR fs is concatenated with FPR ft and this value is funnel-shifted by GPR  $rs_{2..0}$  bytes, and written into FPR fd. If GPR  $rs_{2..0}$  is 0, FPR fd receives FPR fs. If GPR  $rs_{2..0}$  is 4, the operation depends on the current endianness.

Figure 3-1 illustrates the following example: for a big-endian operation and a byte alignment of 4, the upper half of FPR fd receives the lower half of the paired single value in fs, and the lower half of FPR fd receives the upper half of the paired single value in FPR ft.

FPR[fs]

63

32 31

63

32 31

63

32 31

0

Figure 3.2 Example of an ALNV.PS Operation

The move is non arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type PS. If the fields are not valid, the result is **UNPREDICTABLE**.

If GPR rs<sub>1..0</sub> are non-zero, the results are **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model. The instruction is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

if 
$$GPR[rs]_{2..0} = 0$$
 then

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction


#### **Programming Notes:**

ALNV.PS is designed to be used with LUXC1 to load 8 bytes of data from any 4-byte boundary. For example:

```
/* Copy T2 bytes (a multiple of 16) of data T0 to T1, T0 unaligned, T1 aligned.
            Reads one dw beyond the end of T0. */
   LUXC1
            F0, O(T0) /* set up by reading 1st src dw */
            T3, 0 /* index into src and dst arrays */
   ADDIU T4, T0, 8 /* base for odd dw loads */
           T5, T1, -8/* base for odd dw stores */
   ADDTII
LOOP:
  LUXC1
            F1, T3(T4)
   ALNV.PS F2, F0, F1, T0/* switch F0, F1 for little-endian */
   SDC1
            F2, T3(T1)
   ADDIU
           T3, T3, 16
   LUXC1
           F0, T3(T0)
   ALNV.PS F2, F1, F0, T0/* switch F1, F0 for little-endian */
   BNE
           T3, T2, LOOP
            F2, T3(T5)
   SDC1
DONE:
```

ALNV.PS is also useful with SUXC1 to store paired-single results in a vector loop to a possibly misaligned address:

```
/* T1[i] = T0[i] + F8, T0 aligned, T1 unaligned. */
      CVT.PS.S F8, F8, F8/* make addend paired-single */
/* Loop header computes 1st pair into F0, stores high half if T1 */
/* misaligned */
LOOP:
           F2, T3(T4)/* get T0[i+2]/T0[i+3] */
   LDC1
   ADD.PS F1, F2, F8/* compute T1[i+2]/T1[i+3] */
   ALNV.PS F3, F0, F1, T1/* align to dst memory */
   SUXC1
           F3, T3(T1)/* store to T1[i+0]/T1[i+1] */
           T3, 16
                     /* i = i + 4 */
   ADDIU
           F2, T3(T0)/* get T0[i+0]/T0[i+1] */
   LDC1
   ADD.PS F0, F2, F8/* compute T1[i+0]/T1[i+1] */
   ALNV.PS F3, F1, F0, T1/* align to dst memory */
   BNE
            T3, T2, LOOP
   SUXC1
            F3, T3(T5)/* store to T1[i+2]/T1[i+3] */
/* Loop trailer stores all or half of F0, depending on T1 alignment */
```



Format: ALUIPC rs, immediate MIPS32 Release 6

**Purpose:** Aligned Add Upper Immediate to PC

```
Description: GPR[rs] \leftarrow \sim 0 \times 0 = 0 ( PC + sign_extend( immediate << 16 ) )
```

This instruction performs a PC-relative address calculation. The 16-bit immediate is shifted left by 16 bits, sign-extended, and added to the address of the ALUIPC instruction. The low 16 bits of the result are cleared, that is the result is aligned on a 64K boundary. The result is placed in GPR rs.

#### **Restrictions:**

None

### **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

### **Operation:**

```
GPR[rs] \leftarrow \sim 0 \times 0 \text{FFFF} & ( PC + sign extend( immediate << 16 ) )
```

### **Exceptions:**

AND and

3	1 26	25	21	20 16	15 11	10 6	5 0	
	SPECIAL 000000	rs		rt	rd	0 00000	AND 100100	
	6	5		5	5	5	6	_

Format: AND rd, rs, rt MIPS32

Purpose: and

To do a bitwise logical AND.

**Description:**  $GPR[rd] \leftarrow GPR[rs]$  and GPR[rt]

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical AND operation. The result is placed into GPR *rd*.

### **Restrictions:**


None

### **Operation:**

GPR[rd] ← GPR[rs] and GPR[rt]

### **Exceptions:**

ANDI and immediate



Format: ANDI rt, rs, immediate MIPS32

Purpose: and immediate

To do a bitwise logical AND with a constant

**Description:**  $GPR[rt] \leftarrow GPR[rs]$  and  $zero\_extend(immediate)$ 

The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical AND operation. The result is placed into GPR rt.

### **Restrictions:**


None

### **Operation:**

 $GPR[rt] \leftarrow GPR[rs]$  and zero\_extend(immediate)

### **Exceptions:**

ANDI and immediate



Format: AUI rt, rs immediate MIPS32 Release 6

**Purpose:** Add Immediate to Upper Bits

Add Upper Immediate

### **Description:**

```
GPR[rt] \leftarrow GPR[rs] + sign_extend(immediate << 16)
```

The 16 bit immediate is shifted left 16 bits, sign-extended, and added to the register rs, storing the result in rt.

In Release 6, LUI is an assembly idiom for AUI with rs=0.

#### **Restrictions:**

### **Availability and Compatibility:**

AUI is introduced by and required as of Release 6.

### **Operation:**

```
GPR[rt] ← GPR[rs] + sign extend(immediate << 16)</pre>
```

### **Exceptions:**

None.

#### **Programming Notes:**

AUI can be used to synthesize large constants in situations where it is not convenient to load a large constant from memory. To simplify hardware that may recognize sequences of instructions as generating large constants, AUI should be used in a stylized manner.

To create an integer:

```
LUI rd, imm_low(rtmp)
ORI rd, rd, imm_upper
```

To create a large offset for a memory access whose address is of the form rbase+large offset:

```
AUI rtmp, rbase, imm_upper LW rd, (rtmp)imm low
```

To create a large constant operand for an instruction of the form rd:=rs+large\_immediate or rd:=rs-large immediate:

```
AUI rtmp, rs, imm_upper ADDIU rd, rtmp, imm_low
```

31	26	25 21	20 16	15 0
PCREL 111011		rs	AUIPC 11110	immediate
6		5	5	16

Format: AUIPC rs, immediate MIPS32 Release 6

**Purpose:** Add Upper Immediate to PC

**Description:** GPR[rs]  $\leftarrow$  ( PC + ( immediate << 16 ) )

This instruction performs a PC-relative address calculation. The 16-bit immediate is shifted left by 16 bits, sign-extended, and added to the address of the AUIPC instruction. The result is placed in GPR rs.

#### **Restrictions:**

None

### **Availability and Compatibility:**


This instruction is introduced by and required as of Release 6.

### **Operation:**

```
GPR[rs] \leftarrow (PC + (immediate << 16))
```

### **Exceptions:**

B Unconditional Branch



Format: B offset Assembly Idiom

**Purpose:** Unconditional Branch To do an unconditional branch.

#### **Description:** branch

B offset is the assembly idiom used to denote an unconditional branch. The actual instruction is interpreted by the hardware as BEQ r0, r0, offset.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

#### **Operation:**

```
I: target_offset \leftarrow sign_extend(offset \mid \mid 0^2)

I+1: PC \leftarrow PC + target offset
```


#### **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 Kbytes. Use jump (J) or jump register (JR) or the Release 6 branch compact (BC) instructions to branch to addresses outside this range.

BAL Branch and Link



Format: BAL offset Assembly Idiom MIPS32, MIPS32 Release 6

**Purpose:** Branch and Link

To do an unconditional PC-relative procedure call.

Description: procedure call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2-bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

### **Availability and Compatibility:**

Pre-Release 6: BAL offset is the assembly idiom used to denote an unconditional branch. The actual instruction is interpreted by the hardware as BGEZAL r0, offset.

Release 6 keeps the BAL special case of BGEZAL, but removes all other instances of BGEZAL BGEZAL with rs any register other than GPR [0] is required to signal a Reserved Instruction exception.

### **Operation:**

```
I: target_offset \leftarrow sign_extend(offset || 0<sup>2</sup>)

GPR[31] \leftarrow PC + 8

I+1: PC \leftarrow PC + target_offset
```

### **Exceptions:**

None

### **Programming Notes:**

BAL without a corresponding return should NOT be used to read the PC. Doing so is likely to cause a performance loss on processors with a return address predictor.

BAL Branch and Link

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.



Format: BALC offset MIPS32 Release 6

Purpose: Branch and Link, Compact

To do an unconditional PC-relative procedure call.

```
Description: procedure_call (no delay slot)
```

Place the return address link in GPR 31. The return link is the address of the instruction immediately following the branch, where execution continues after a procedure call. (Because compact branches have no delay slots, see below.)

A 28-bit signed offset (the 26-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address.

Compact branches do not have delay slots. The instruction after the branch is NOT executed when the branch is taken.

#### **Restrictions:**

This instruction is an unconditional, always taken, compact branch. It does not have a forbidden slot, that is, a Reserved Instruction exception is not caused by a Control Transfer Instruction placed in the slot following the branch.

### Availability and Compatibility:

This instruction is introduced by and required as of Release 6.

Release 6 instruction BALC occupies the same encoding as pre-Release 6 instruction SWC2. The SWC2 instruction has been moved to the COP2 major opcode in MIPS Release 6.

### **Exceptions:**

None

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

BC Branch, Compact



Format: BC offset MIPS32 Release 6

Purpose: Branch, Compact

 $\textbf{Description:} \ \texttt{PC} \leftarrow \texttt{PC+4} \ + \ \texttt{sign\_extend( offset << 2)}$ 

A 28-bit signed offset (the 26-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address.

Compact branches have no delay slot: the instruction after the branch is NOT executed when the branch is taken.

#### **Restrictions:**

This instruction is an unconditional, always taken, compact branch. It does not have a forbidden slot, that is, a Reserved Instruction exception is not caused by a Control Transfer Instruction placed in the slot following the branch.

### **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

Release 6 instruction BC occupies the same encoding as pre-Release 6 instruction LWC2. The LWC2 instruction has been moved to the COP2 major opcode in MIPS Release 6.

### **Exceptions:**

None

```
target_offset \leftarrow sign_extend( offset | | 0^2 ) PC \leftarrow ( PC+4 + sign_extend(target_offset) )
```

31	2	6 2	25 21	20 16	15 0
	COP1 010001		BC1EQZ 01001	ft	offset
	COP1 010001		BC1NEZ 01101	ft	offset
	6		_	E	16

Format: BC1EQZ BC1NEZ

BC1EQZ ft, offset

BC1NEZ ft, offset

MIPS32 Release 6

MIPS32 Release 6

Purpose: Branch if Coprocessor 1 (FPU) Register Bit 0 Equal/Not Equal to Zero

BC1EQZ: Branch if Coprocessor 1 (FPU) Register Bit 0 is Equal to Zero

BC1NEZ: Branch if Coprocessor 1 (FPR) Register Bit 0 is Not Equal to Zero

### **Description:**

```
BC1EQZ: if FPR[ft] & 1 = 0 then branch BC1NEZ: if FPR[ft] & 1 \neq 0 then branch
```

The condition is evaluated on FPU register ft.

- For BC1EQZ, the condition is true if and only if bit 0 of the FPU register ft is zero.
- For BC1NEZ, the condition is true if and only if bit 0 of the FPU register ft is non-zero.

If the condition is false, the branch is not taken, and execution continues with the next instruction.

A 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address. Execute the instruction in the delay slot before the instruction at the target.

#### **Restrictions:**

If access to Coprocessor 1 is not enabled, a Coprocessor Unusable Exception is signaled.

Because these instructions BC1EQZ and BC1NEZ do not depend on a particular floating point data type, they operate whenever Coprocessor 1 is enabled.

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

### Availability and Compatibility:

These instructions are introduced by and required as of Release 6.

### **Exceptions:**

Coprocessor Unusable<sup>1</sup>

<sup>1.</sup> In Release 6, BC1EQZ and BC1NEZ are required, if the FPU is implemented. They must not signal a Reserved Instruction exception. They can signal a Coprocessor Unusable Exception.

```
tmp \( \times \text{ValueFPR(ft, UNINTERPRETED_WORD)} \)
BC1EQZ: cond \( \times \text{tmp & 1 = 0} \)
BC1NEZ: cond \( \times \text{tmp & 1 \neq 0} \)
if cond then


I: target_PC \( \times ( PC+4 + sign_extend( offset << 2 ) \)
I+1: PC \( \times \text{target PC} \)
</pre>
```

### **Programming Notes:**

Release 6: These instructions, BC1EQZ and BC1NEZ, replace the pre-Release 6 instructions BC1F and BC1T. These Release 6 FPU branches depend on bit 0 of the scalar FPU register.

Note: BC1EQZ and BC1NEZ do not have a format or data type width. The same instructions are used for branches based on conditions involving any format, including 32-bit S (single precision) and W (word) format, and 64-bit D (double precision) and L (longword) format, as well as 128-bit MSA. The FPU scalar comparison instructions CMP.condn.fmt produce an all ones or all zeros truth mask of their format width with the upper bits (where applicable) UNPREDICTABLE. BC1EQZ and BC1NEZ consume only bit 0 of the CMP.condn.fmt output value, and therefore operate correctly independent of fmt.

BC1F Branch on FP False



Format: BC1F offset (cc = 0 implied)

BC1F cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

**Purpose:** Branch on FP False

To test an FP condition code and do a PC-relative conditional branch.

**Description:** if FPConditionCode(cc) = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit *cc* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

#### **Availability and Compatibility:**

This instruction has been removed in Release 6.

#### **Operation:**

```
 \begin{array}{lll} \textbf{I:} & & \text{condition} \leftarrow \text{FPConditionCode(cc)} = 0 \\ & & \text{target\_offset} \leftarrow \left(\text{offset}_{15}\right)^{\text{GPRLEN-(16+2)}} \ \big| \big| \ \text{offset} \ \big| \big| \ 0^2 \\ \textbf{I+1:} & & \text{if condition then} \\ & & & \text{PC} \leftarrow \text{PC} + \text{target\_offset} \\ & & \text{endif} \\ \end{array}
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

**Unimplemented Operation** 

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

This instruction has been removed in Release 6 and has been replaced by the BC1EQZ instruction. Refer to the 'BC1EQZ' instruction in this manual for more information.


#### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are

BC1F Branch on FP False

valid for MIPS IV and MIPS32.



Format: BC1FL offset (cc = 0 implied)
BC1FL cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

**Purpose:** Branch on FP False Likely

To test an FP condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

```
Description: if FPConditionCode(cc) = 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *cc* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 0
    target_offset ← (offset<sub>15</sub>) GPRLEN-(16+2) || offset || 0<sup>2</sup>
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Floating Point Exceptions:**

Unimplemented Operation

#### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

#### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.


Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1F instruction instead.

#### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

BC1T Branch on FP True



Format: BC1T offset (cc = 0 implied)

BC1T cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

Purpose: Branch on FP True

To test an FP condition code and do a PC-relative conditional branch.

**Description:** if FPConditionCode(cc) = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP condition code bit *cc* is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

#### **Operation:**

```
 \begin{array}{lll} \textbf{I:} & & \text{condition} \leftarrow \texttt{FPConditionCode}\left(\texttt{cc}\right) = 1 \\ & & \text{target\_offset} \leftarrow \left(\texttt{offset}_{15}\right)^{\texttt{GPRLEN-}\left(16+2\right)} \ || \ \texttt{offset} \ || \ \texttt{0}^2 \\ \textbf{I+1:} & & \text{if condition then} \\ & & & \texttt{PC} \leftarrow \texttt{PC} + \texttt{target\_offset} \\ & & & \texttt{endif} \\ \end{array}
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

**Unimplemented Operation** 

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.


This instruction has been replaced by the BC1NEZ instruction. Refer to the 'BC1NEZ' instruction in this manual for more information.

### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

BC1T Branch on FP True

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.



Format: BC1TL offset (cc = 0 implied)
BC1TL cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

Purpose: Branch on FP True Likely

To test an FP condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

```
Description: if FPConditionCode(cc) = 1 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the FP *Condition Code* bit *cc* is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

An FP condition code is set by the FP compare instruction, C.cond.fmt.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

```
I: condition ← FPConditionCode(cc) = 1
    target_offset ← (offset<sub>15</sub>) GPRLEN-(16+2) || offset || 0<sup>2</sup>
I+1: if condition then
        PC ← PC + target_offset
    else
        NullifyCurrentInstruction()
    endif
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### Floating Point Exceptions:

Unimplemented Operation

#### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC1T instruction instead.

### **Historical Information:**

The MIPS I architecture defines a single floating point condition code, implemented as the coprocessor 1 condition signal (*Cp1Cond*) and the *C* bit in the FP *Control/Status* register. MIPS I, II, and III architectures must have the *CC* field set to 0, which is implied by the first format in the "Format" section.

The MIPS IV and MIPS32 architectures add seven more *Condition Code* bits to the original condition code 0. FP compare and conditional branch instructions specify the *Condition Code* bit to set or test. Both assembler formats are valid for MIPS IV and MIPS32.

31		26	25 2	21	20	16	15	•	0
	COP2 010010		BC2EQZ 01001		ct			offset	
	COP2 010010		BC2NEZ 01101		ct			offset	
	6		5		5			16	

Format: BC2EQZ BC2NEZ

BC2EQZ ct, offset BC2NEZ ct, offset MIPS32 Release 6 MIPS32 Release 6

Purpose: Branch if Coprocessor 2 Condition (Register) Equal/Not Equal to Zero

BC2EQZ: Branch if Coprocessor 2 Condition (Register) is Equal to Zero

BC2NEZ: Branch if Coprocessor 2 Condition (Register) is Not Equal to Zero

# **Description:**

```
BC2EQZ: if COP2Condition[ct] = 0 then branch BC2NEZ: if COP2Condition[ct] \neq 0 then branch
```

The 5-bit field ct specifies a coprocessor 2 condition.

- For BC2EQZ if the coprocessor 2 condition is true the branch is taken.
- For BC2NEZ if the coprocessor 2 condition is false the branch is taken.

A 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address. Execute the instruction in the delay slot before the instruction at the target.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

If access to Coprocessor 2 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Availability and Compatibility:**

These instructions are introduced by and required as of Release 6.

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Operation:**

```
tmpcond ← Coprocessor2Condition(ct)
if BC2EQZ then
  tmpcond ← not(tmpcond)
endif


if tmpcond then
  PC ← PC+4 + sign_extend( immediate << 2 ) )
endif</pre>
```

## **Implementation Notes:**

As of Release 6 these instructions, BC2EQZ and BC2NEZ, replace the pre-Release 6 instructions BC2F and BC2T, which had a 3-bit condition code field (as well as nullify and true/false bits). Release 6 makes all 5 bits of the ct condition code available to the coprocessor designer as a condition specifier.

A customer defined coprocessor instruction set can implement any sort of condition it wants. For example, it could implement up to 32 single-bit flags, specified by the 5-bit field ct. It could also implement conditions encoded as values in a coprocessor register (such as testing the least significant bit of a coprocessor register) as done by Release 6 instructions BC1EQZ/BC1NEZ.

BC2F Branch on COP2 False



Format: BC2F offset (cc = 0 implied)

BC2F cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

Purpose: Branch on COP2 False

To test a COP2 condition code and do a PC-relative conditional branch.

**Description:** if COP2Condition(cc) = 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by cc is false (0), the program branches to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

## Availability and Compatibility:

This instruction has been removed in Release 6.

### **Operation:**

```
 \begin{array}{lll} \textbf{I:} & & \text{condition} \leftarrow \text{COP2Condition}(\text{cc}) = 0 \\ & & \text{target\_offset} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-(16+2)}} \ || \ \text{offset} \ || \ 0^2 \\ \textbf{I+1:} & & \text{if condition then} \\ & & & \text{PC} \leftarrow \text{PC} + \text{target\_offset} \\ & & \text{endif} \\ \end{array}
```


## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

This instruction has been replaced by the BC2EQZ instruction. Refer to the 'BC2EQZ' instruction in this manual for more information.



Format: BC2FL offset (cc = 0 implied)
BC2FL cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

Purpose: Branch on COP2 False Likely

To test a COP2 condition code and make a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

```
Description: if COP2Condition(cc) = 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by cc is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

#### **Programming Notes:**


With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions,

as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2F instruction instead.

BC2T Branch on COP2 True



Format: BC2T offset (cc = 0 implied)

BC2T cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

Purpose: Branch on COP2 True

To test a COP2 condition code and do a PC-relative conditional branch.

**Description:** if COP2Condition(cc) = 1 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by cc is true (1), the program branches to the effective target address after the instruction in the delay slot is executed.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

```
 \begin{array}{lll} \textbf{I:} & & \text{condition} \leftarrow \text{COP2Condition}(\text{cc}) = 1 \\ & & \text{target\_offset} \leftarrow (\text{offset}_{15})^{\text{GPRLEN-(16+2)}} \ || \ \text{offset} \ || \ 0^2 \\ \textbf{I+1:} & & \text{if condition then} \\ & & & \text{PC} \leftarrow \text{PC} + \text{target\_offset} \\ & & \text{endif} \\ \end{array}
```


## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

This instruction has been replaced by the BC2NEZ instruction. Refer to the 'BC2NEZ' instruction in this manual for more information.



Format: BC2TL offset (cc = 0 implied)
BC2TL cc, offset

MIPS32, removed in Release 6 MIPS32, removed in Release 6

**Purpose:** Branch on COP2 True Likely

To test a COP2 condition code and do a PC-relative conditional branch; execute the instruction in the delay slot only if the branch is taken.

**Description:** if COP2Condition(cc) = 1 then branch likely

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the COP2 condition specified by cc is true (1), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

## **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

This operation specification is for the general Branch On Condition operation with the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC2F, BC2FL, BC2T, and BC2TL have specific values for *tf* and *nd*.

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

### **Programming Notes:**


With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions,

as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BC2T instruction instead.

BEQ Branch on Equal



Format: BEQ rs, rt, offset MIPS32

Purpose: Branch on Equal

To compare GPRs then do a PC-relative conditional branch.

**Description:** if GPR[rs] = GPR[rt] then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are equal, branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

## **Operation:**


# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

BEQ r0, r0 offset, expressed as B offset, is the assembly idiom used to denote an unconditional branch.



Format: BEQL rs, rt, offset

MIPS32, removed in Release 6

Purpose: Branch on Equal Likely

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] = GPR[rt] then branch likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are equal, branch to the target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BEQ instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

31	26	25 21	20 16	15 0	
REGIMM 000001		rs	BGEZ 00001	offset	
6		5	5	16	

Format: BGEZ rs, offset MIPS32

**Purpose:** Branch on Greater Than or Equal to Zero To test a GPR then do a PC-relative conditional branch

**Description:** if GPR[rs] ≥ 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

## **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

31	26	25 21	20 16	15 0	
REGIMM 000001		rs	BGEZAL 10001	offset	
6		5	5	16	•

Format: BGEZAL rs, offset

MIPS32, removed in Release 6

**Purpose:** Branch on Greater Than or Equal to Zero and Link To test a GPR then do a PC-relative conditional procedure call

**Description:** if GPR[rs] ≥ 0 then procedure\_call

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed.

### **Availability and Compatibility**

This instruction has been removed in Release 6 with the exception of special case BAL (unconditional Branch and Link) which was an alias for BGEZAL with rs=0.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Branch-and-link Restartability: GPR 31 must not be used for the source register rs, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot or forbidden slot.

# Operation:

# **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

BGEZAL r0, offset, expressed as BAL offset, is the assembly idiom used to denote a PC-relative branch and link. BAL is used in a manner similar to JAL, but provides PC-relative addressing and a more limited target PC range.

31	26 2	25 21	20 16	15 0
POP06		BLEZ	ZALC	offset
000110		00000	$rt \neq 00000$	onset
POP06 000110		$BGEZALC$ $rs = rt \neq 00000$		offset
000110		rs	rt	
POP07		BGTZ	ZALC	offset
000111		00000	$rt \neq 00000$	Offset
POP07 000111		BLTZ rs = rt ≠		offset
		rs	rt	

POP10 001000		ZALC < rt	offset
001000	00000	rt ≠ 00000	
POP30 011000		ZALC < rt	offset
011000	00000 rt ≠ 00000		
6	5	5	16

Format:	B{LE,GE,G	GT, LT, EO,	NE } ZALC
rormat:	B{LE,GE,G	σΓ, LT, EQ,	NE } ZA.

( , - , - ,	, ~, , ·	
BLEZALC rt,	offset	MIPS32 Release 6
BGEZALC rt,	offset	MIPS32 Release 6
BGTZALC rt,	offset	MIPS32 Release 6
BLTZALC rt,	offset	MIPS32 Release 6
BEQZALC rt,	offset	MIPS32 Release 6
BNEZALC rt,	offset	MIPS32 Release 6

**Purpose:** Compact Zero-Compare and Branch-and-Link Instructions

BLEZALC: Compact branch-and-link if GPR rt is less than or equal to zero

BGEZALC: Compact branch-and-link if GPR rt is greater than or equal to zero

BGTZALC: Compact branch-and-link if GPR rt is greater than zero

BLTZALC: Compact branch-and-link if GPR rt is less than to zero

BEQZALC: Compact branch-and-link if GPR rt is equal to zero

BNEZALC: Compact branch-and-link if GPR rt is not equal to zero

Description: if condition(GPR[rt]) then procedure\_call branch (no delay slot)

The condition is evaluated. If the condition is true, the branch is taken.

Places the return address link in GPR 31. The return link is the address of the instruction immediately following the branch, where execution continues after a procedure call.

The return address link is unconditionally updated.

A 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address.

```
BLEZALC: the condition is true if and only if GPR rt is less than or equal to zero. BGEZALC: the condition is true if and only if GPR rt is greater than or equal to zero. BLTZALC: the condition is true if and only if GPR rt is less than zero. BGTZALC: the condition is true if and only if GPR rt is greater than zero. BEQZALC: the condition is true if and only if GPR rt is equal to zero. BNEZALC: the condition is true if and only if GPR rt is not equal to zero.
```

Compact branches do not have delay slots. The instruction after a compact branch is only executed if the branch is not taken.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

If a control transfer instruction (CTI) is executed in the forbidden slot of a compact branch, Release 6 implementations are required to signal a Reserved Instruction exception, but only when the branch is not taken.

Branch-and-link Restartability: GPR 31 must not be used for the source registers, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot or forbidden slot.

# Availability and Compatibility:

These instructions are introduced by and required as of Release 6.

- BEQZALC reuses the opcode assigned to pre-Release 6 ADDI.
- BNEZALC reuses the opcode assigned to pre-Release 6 MIPS64 DADDI.

These instructions occupy primary opcode spaces originally allocated to other instructions. BLEZALC and BGEZALC have the same primary opcode as BLEZ, and are distinguished by rs and rt register numbers. Similarly, BGTZALC and BLTZALC have the same primary opcode as BGTZ, and are distinguished by register fields. BEQZALC and BNEZALC reuse the primary opcodes ADDI and DADDI.

## **Exceptions:**

None

### **Operation:**


```
\begin{split} & \text{GPR}[31] \leftarrow \text{PC+4} \\ & \text{target\_offset} \leftarrow \text{sign\_extend( offset } | | | | 0^2|) \\ & \text{BLTZALC: cond} \leftarrow \text{GPR}[\text{rt}] < 0 \\ & \text{BLEZALC: cond} \leftarrow \text{GPR}[\text{rt}] \leq 0 \\ & \text{BGEZALC: cond} \leftarrow \text{GPR}[\text{rt}] \geq 0 \\ & \text{BGTZALC: cond} \leftarrow \text{GPR}[\text{rt}] > 0 \\ & \text{BEQZALC: cond} \leftarrow \text{GPR}[\text{rt}] = 0 \\ & \text{BNEZALC: cond} \leftarrow \text{GPR}[\text{rt}] \neq 0 \\ & \text{if cond then} \\ & \text{PC} \leftarrow ( | \text{PC+4+ sign\_extend( target\_offset ) ) ) \\ & \text{endif} \\ \end{split}
```

## **Programming Notes:**

Software that performs incomplete instruction decode may incorrectly decode these new instructions, because of their

very tight encoding. For example, a disassembler might look only at the primary opcode field, instruction bits 31-26, to decode BLEZL without checking that the "rt" field is zero. Such software violated the pre-Release 6 architecture specification.

With the 16-bit offset shifted left 2 bits and sign extended, the conditional branch range is  $\pm$  128 KBytes. Other instructions such as pre-Release 6 JAL and JALR, or Release 6 JIALC and BALC have larger ranges. In particular, BALC, with a 26-bit offset shifted by 2 bits, has a 28-bit range,  $\pm$  128 MBytes. Code sequences using AUIPC and JIALC allow still greater PC-relative range.



Format: BGEZALL rs, offset

MIPS32, removed in Release 6

Purpose: Branch on Greater Than or Equal to Zero and Link Likely

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] ≥ 0 then procedure_call_likely
```

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Branch-and-link Restartability: GPR 31 must not be used for the source register rs, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is

encouraged to use the BGEZAL instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

31	26	25	21 20	16	15	0
POP26 010110		00000	LEZC rt ≠ 00000		offset	
POP26 010110		BGE rs ≠ 00000	ZC rs = rt $rt \neq 00000$		offset	
POP26 010110		BGEC ( rs ≠ 00000	BLEC) rs $\neq$ rt rt $\neq$ 00000		offset	
POP27 010111		00000 B	GTZC rt ≠ 00000		offset	
POP27 010111		BLT rs ≠ 00000	ZC rs = rt $rt \neq 00000$		offset	
POP27 010111		BLTC (I rs ≠ 00000	BGTC) rs $\neq$ rt rt $\neq$ 00000		offset	
POP06 000110		BGEUC ( rs ≠ 00000	BLEUC) rs $\neq$ rt rt $\neq$ 00000		offset	
POP07 000111		BLTUC (I rs ≠ 00000	BGTUC) rs $\neq$ rt rt $\neq$ 00000		offset	
POP10 001000		BE0 rs ≠ 00000	QC rs < rt $rt \neq 00000$		offset	
POP30 011000		BNI rs ≠ 00000	EC rs < rt $rt \neq 00000$		offset	
6		5	5		16	
31	26	25 2	21 20			0
POP66 110110		BEQZC rs ≠ 00000 rs			offset	
POP76 111110		BNEZC rs ≠ 00000 rs			offset	
6		5	·		21	J

Format: B<cond>C rs, rt, offset MIPS32 Release 6

**Purpose:** Compact Compare-and-Branch Instructions

# **Format Details:**

Equal/Not-Equal register-register compare and branch with 16-bit offset:

BEQC rs, rt, offset BNEC rs, rt, offset MIPS32 Release 6 MIPS32 Release 6 Signed register-register compare and branch with 16-bit offset:

BLTC rs, rt, offset

BGEC rs, rt, offset

MIPS32 Release 6

MIPS32 Release 6

Unsigned register-register compare and branch with 16-bit offset:

BLTUC rs, rt, offset

BGEUC rs, rt, offset

MIPS32 Release 6

MIPS32 Release 6

Assembly idioms with reversed operands for signed/unsigned compare-and-branch:

BGTC rt, rs, offset

BLEC rt, rs, offset

Assembly Idiom

BGTUC rt, rs, offset

BLEUC rt, rs, offset

Assembly Idiom

Assembly Idiom

Assembly Idiom

Assembly Idiom

Signed Compare register to Zero and branch with 16-bit offset:

BLTZC rt, offset

BLEZC rt, offset

BGEZC rt, offset

BGEZC rt, offset

BGTZC rt, offset

MIPS32 Release 6

Equal/Not-equal Compare register to Zero and branch with 21-bit offset:

BEQZC rs, offset

BNEZC rs, offset

MIPS32 Release 6

MIPS32 Release 6

Description: if condition(GPR[rs] and/or GPR[rt]) then compact branch (no delay slot)

The condition is evaluated. If the condition is true, the branch is taken.

An 18/23-bit signed offset (the 16/21-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address.

The offset is 16 bits for most compact branches, including BLTC, BLEC, BGEC, BGTC, BNEQC, BNEC, BLTUC, BLEUC, BGEUC, BGTC, BLTZC, BLEZC, BGEZC, BGTZC. The offset is 21 bits for BEQZC and BNEZC.

Compact branches have no delay slot: the instruction after the branch is NOT executed if the branch is taken.

The conditions are as follows:

Equal/Not-equal register-register compare-and-branch with 16-bit offset:

BEQC: Compact branch if GPRs are equal BNEC: Compact branch if GPRs are not equal

Signed register-register compare and branch with 16-bit offset:

BLTC: Compact branch if GPR rs is less than GPR rt

BGEC: Compact branch if GPR rs is greater than or equal to GPR rt

Unsigned register-register compare and branch with 16-bit offset:

BLTUC: Compact branch if GPR rs is less than GPR rt, unsigned

BGEUC: Compact branch if GPR rs is greater than or equal to GPR rt, unsigned

Assembly Idioms with Operands Reversed:

BLEC: Compact branch if GPR rt is less than or equal to GPR rs (alias for BGEC)

BGTC: Compact branch if GPR rt is greater than GPR rs (alias for BLTC)

BLEUC: Compact branch if GPR rt is less than or equal to GPR rt, unsigned (alias for BGEUC)

BGTUC: Compact branch if GPR rt is greater than GPR rs, unsigned (alias for BLTUC)

Compare register to zero and branch with 16-bit offset:

```
BLTZC: Compact branch if GPR rt is less than zero
BLEZC: Compact branch if GPR rt is less than or equal to zero
BGEZC: Compact branch if GPR rt is greater than or equal to zero
BGTZC: Compact branch if GPR rt is greater than zero
```

Compare register to zero and branch with 21-bit offset:

```
BEQZC: Compact branch if GPR rs is equal to zero BNEZC: Compact branch if GPR rs is not equal to zero
```

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

If a control transfer instruction (CTI) is placed in the forbidden slot of a compact branch, Release 6 implementations are required to signal a Reserved Instruction exception, but only when the branch is not taken.

# Availability and Compatibility:

These instructions are introduced by and required as of Release 6.

- BEQZC reuses the opcode assigned to pre-Release 6 LDC2.
- BNEZC reuses the opcode assigned to pre-Release 6 SDC2.
- BEQC reuses the opcode assigned to pre-Release 6 ADDI.
- BNEC reuses the opcode assigned to pre-Release 6 MIPD64 DADDI.

# **Exceptions:**

None


# **Operation:**

```
target offset \leftarrow sign extend( offset | | 0^2 )
/* Register-register compare and branch, 16 bit offset: */
/* Equal / Not-Equal */
BEQC: cond \leftarrow GPR[rs] = GPR[rt]
BNEC: cond \leftarrow GPR[rs] \neq GPR[rt]
/* Signed */
BLTC: cond \leftarrow GPR[rs] < GPR[rt]
BGEC: cond \leftarrow GPR[rs] \geq GPR[rt]
/* Unsigned: */
BLTUC: cond ← unsigned(GPR[rs]) < unsigned(GPR[rt])</pre>
BGEUC: cond ← unsigned(GPR[rs]) ≥ unsigned(GPR[rt])
/* Compare register to zero, small offset: */
BLTZC: cond \leftarrow GPR[rt] < 0
BLEZC: cond \leftarrow GPR[rt] \leq 0
BGEZC: cond \leftarrow GPR[rt] \geq 0
BGTZC: cond \leftarrow GPR[rt] > 0
/* Compare register to zero, large offset: */
BEQZC: cond \leftarrow GPR[rs] = 0
BNEZC: cond \leftarrow GPR[rs] \neq 0
if cond then
  PC \leftarrow (PC+4+ sign_extend(offset))
```

end if

# **Programming Notes:**

Legacy software that performs incomplete instruction decode may incorrectly decode these new instructions, because of their very tight encoding. For example, a disassembler that looks only at the primary opcode field (instruction bits 31-26) to decode BLEZL without checking that the "rt" field is zero violates the pre-Release 6 architecture specification. Complete instruction decode allows reuse of pre-Release 6 BLEZL opcode for Release 6 conditional branches.



Purpose: Branch on Greater Than or Equal to Zero Likely

MIPS32, removed in Release 6

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] ≥ 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

#### **Availability and Compatibility:**

Format: BGEZL rs, offset

This instruction has been removed in Release 6.

# **Operation:**

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**


With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BGEZ instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.



Format: BGTZ rs, offset MIPS32

Purpose: Branch on Greater Than Zero

To test a GPR then do a PC-relative conditional branch.

**Description:** if GPR[rs] > 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.


## **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.



**Purpose:** Branch on Greater Than Zero Likely

Format: BGTZL rs, offset

MIPS32, removed in Release 6

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] > 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are greater than zero (sign bit is 0 but value not zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

#### **Operation:**

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.


In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is

encouraged to use the BGTZ instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.



Format: BITSWAP

BITSWAP rd,rt MIPS32 Release 6

**Purpose:** Swaps (reverses) bits in each byte

```
Description: GPR[rd].byte(i) \leftarrow reverse\_bits\_in\_byte(GPR[rt].byte(i)), for all bytes i
```

Each byte in input GPR rt is moved to the same byte position in output GPR rd, with bits in each byte reversed. BITSWAP operates on all 4 bytes of a 32-bit GPR on a 32-bit CPU.

### **Restrictions:**

None.

# **Availability and Compatibility:**

The BITSWAP instruction is introduced by and required as of Release 6.

# **Operation:**


```
BITSWAP:
        for i in 0 to 3 do /* for all bytes in 32-bit GPR width */
            tmp.byte(i) ← reverse bits in byte(GPR[rt].byte(i))
        endfor
       GPR[rd] ← tmp
       where
            function reverse bits in byte(inbyte)
                outbyte_7 \leftarrow inbyte_0
                outbyte_6 \leftarrow inbyte_1
                outbyte_5 \leftarrow inbyte_2
                outbyte_4 \leftarrow inbyte_3
                outbyte_3 \leftarrow inbyte_4
                outbyte_2 \leftarrow inbyte_5
                outbyte_1 \leftarrow inbyte_6
                outbyte_0 \leftarrow inbyte_7
                return outbyte
            end function
```

# **Exceptions:**

None

## **Programming Notes:**

The Release 6 BITSWAP instruction corresponds to the DSP Module BITREV instruction, except that the latter bitreverses the least-significant 16-bit halfword of the input register, zero extending the rest, while BITSWAP operates on 32-bits.



Format: BLEZ rs, offset MIPS32

Purpose: Branch on Less Than or Equal to Zero

To test a GPR then do a PC-relative conditional branch.

**Description:** if  $GPR[rs] \le 0$  then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.


## **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.



Purpose: Branch on Less Than or Equal to Zero Likely

MIPS32, removed in Release 6

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] ≤ 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

# **Availability and Compatibility:**

Format: BLEZL rs, offset

This instruction has been removed in Release 6.

#### **Operation:**

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is

encouraged to use the BLEZ instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

BLTZ Branch on Less Than Zero

31	26	25	21	20	16	15	0
	REGIMM 000001	rs		BLTZ 00000		offset	
	6	5		5		16	

Format: BLTZ rs, offset MIPS32

Purpose: Branch on Less Than Zero

To test a GPR then do a PC-relative conditional branch.

**Description:** if GPR[rs] < 0 then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.


# **Operation:**

# **Exceptions:**

None

### **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.



Format: BLTZAL rs, offset

MIPS32, removed in Release 6

**Purpose:** Branch on Less Than Zero and Link

To test a GPR then do a PC-relative conditional procedure call.

```
Description: if GPR[rs] < 0 then procedure_call
```

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

The special case BLTZAL r0, offset, has been retained as NAL in Release 6.

#### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Branch-and-link Restartability: GPR 31 must not be used for the source register rs, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the branch delay slot.

### **Operation:**

### **Exceptions:**

None

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or jump and link register (JALR) instructions for procedure calls to addresses outside this range.

31	26	25 21	20 16	15 0	
REGIMM 000001		rs	BLTZALL 10010	offset	
6		5	5	16	

Format: BLTZALL rs, offset

MIPS32, removed in Release 6

**Purpose:** Branch on Less Than Zero and Link Likely

To test a GPR then do a PC-relative conditional procedure call; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] < 0 then procedure call likely
```

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Branch-and-link Restartability: GPR 31 must not be used for the source register rs, because such an instruction does not have the same effect when reexecuted. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by reexecuting the branch when an exception occurs in the branch delay slot.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

# Operation:

# **Exceptions:**

None

## **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump and link (JAL) or

jump and link register (JALR) instructions for procedure calls to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZAL instruction instead.

### **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

31	26	25	21	20 16	15 0	
REGIMM 000001		rs		BLTZL 00010	offset	
6		5		5	16	

Format: BLTZL rs, offset MIPS32, removed in Release 6

Purpose: Branch on Less Than Zero Likely

To test a GPR then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] < 0 then branch_likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs are less than zero (sign bit is 1), branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

# Availability and Compatibility:

This instruction has been removed in Release 6.

# **Operation:**

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.


In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BLTZ instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

BNE Branch on Not Equal



Format: BNE rs, rt, offset MIPS32

Purpose: Branch on Not Equal

To compare GPRs then do a PC-relative conditional branch

**Description:** if GPR[rs] ≠ GPR[rt] then branch

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the delay slot is executed.

### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.


## **Operation:**

# **Exceptions:**

None

## **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.



Format: BNEL rs, rt, offset

MIPS32, removed in Release 6

**Purpose:** Branch on Not Equal Likely

To compare GPRs then do a PC-relative conditional branch; execute the delay slot only if the branch is taken.

```
Description: if GPR[rs] ≠ GPR[rt] then branch likely
```

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR *rs* and GPR *rt* are not equal, branch to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

### **Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

# Operation:

# **Exceptions:**

None

### **Implementation Note:**

Some implementations always predict that the branch will be taken, and do not use nor do they update the branch internal processor branch prediction tables for this instruction. To maintain performance compatibility, future implementations are encouraged to do the same.

# **Programming Notes:**

With the 18-bit signed instruction offset, the conditional branch range is  $\pm$  128 KBytes. Use jump (J) or jump register (JR) to branch to addresses outside this range.

In Pre-Release 6 implementations, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

Some implementations always predict the branch will be taken, so there is a significant penalty if the branch is not taken. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, software is encouraged to use the BNE instruction instead.

# **Historical Information:**

In the MIPS I architecture, this instruction signaled a Reserved Instruction exception.

31	26	25 21	20 16	6 15 0
	POP10	BOVC	rs>=rt	offset
	001000	rs	rt	Offset
	POP30	BNVC	c rs>=rt	offset
	011000	rs	rt	Offset
	6	5	5	16

Format: BOVC BNVC

BOVC rs,rt,offset

BNVC rs,rt,offset

MIPS32 Release 6

MIPS32 Release 6

Purpose: Branch on Overflow, Compact; Branch on No Overflow, Compact

BOVC: Detect overflow for add (signed 32 bits) and branch if overflow.

BNVC: Detect overflow for add (signed 32 bits) and branch if no overflow.

**Description:** branch if/if-not NotWordValue(GPR[rs]+GPR[rt])

- BOVC performs a signed 32-bit addition of rs and rt. BOVC discards the sum, but detects signed 32-bit integer overflow of the sum, and branches if such overflow is detected.
- BNVC performs a signed 32-bit addition of rs and rt. BNVC discards the sum, but detects signed 32-bit integer overflow of the sum, and branches if such overflow is not detected.

BOVC and BNVC are compact branches—they have no branch delay slots, but do have a forbidden slot.

A 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), to form a PC-relative effective target address.

The special case with rt=0 (for example, GPR[0]) is allowed. On MIPS32, BOVC rs,r0 offset never branches, while BNVC rs,r0 offset always branches.

The special case of rs=0 and rt=0 is allowed. BOVC never branches, while BNVC always branches.

## **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

If a control transfer instruction (CTI) is executed in the forbidden slot of a compact branch, Release 6 implementations are required to signal a Reserved Instruction exception, but only when the branch is not taken.

## Availability and Compatibility:

These instructions are introduced by and required as of Release 6.

See section A.4 on page 461 in Volume II for a complete overview of Release 6 instruction encodings. Brief notes related to these instructions:

- BOVC uses the primary opcode allocated to MIPS32 pre-Release 6 ADDI. Release 6 reuses the ADDI primary opcode for BOVC and other instructions, distinguished by register numbers.
- BNVC uses the primary opcode allocated to MIPS64 pre-Release 6 DADDI. Release 6 reuses the DADDI primary opcode for BNVC and other instructions, distinguished by register numbers.

## **Operation:**


```
temp1 \leftarrow GPR[rs]
temp2 \leftarrow GPR[rt]
```

```
\label{eq:cond_problem} \begin{array}{l} \text{tempd} \leftarrow \text{temp1} + \text{temp2} \ // \ \text{wider than 32-bit precision} \\ \text{sum\_overflow} \leftarrow (\text{tempd}_{32} \neq \text{tempd}_{31}) \\ \\ \text{BOVC: cond} \leftarrow \text{sum\_overflow} \\ \text{BNVC: cond} \leftarrow \text{not} \ (\text{sum\_overflow} \ ) \\ \\ \text{if cond then} \\ \quad \text{PC} \leftarrow \ (\text{PC+4} + \text{sign\_extend} \ (\text{offset} << 2\ )\ ) \\ \text{endif} \end{array}
```

# **Exceptions:**

None

BREAK Breakpoint



Format: BREAK MIPS32

Purpose: Breakpoint

To cause a Breakpoint exception

# **Description:**

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler. The *code* field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

# **Restrictions:**

None

# **Operation:**

SignalException(Breakpoint)

## **Exceptions:**

Breakpoint

31	26	25 21	20 16	15 11	10 8	8 7	6	5	4	1	3	0
COP1 010001		fmt	ft	fs	cc	0	A 0		FC 11		cond	
6		5	5	5	3	1	1		2		4	

Format: C.cond.fmt
C.cond.S fs, ft (cc = 0 implied)
C.cond.D fs, ft (cc = 0 implied)
MIPS32, removed in Release 6
C.cond.PS fs, ft (cc = 0 implied)
MIPS32 Release 2, removed in Release 6
C.cond.S cc, fs, ft
MIPS32, removed in Release 6

**Purpose:** Floating Point Compare

To compare FP values and record the Boolean result in a condition code.

**Description:** FPConditionCode(cc) ← FPR[fs] compare\_cond FPR[ft]

The value in FPR fs is compared to the value in FPR ft; the values are in format fmt. The comparison is exact and neither overflows nor underflows.

If the comparison specified by the *cond* field of the instruction is true for the operand values, the result is true; otherwise, the result is false. If no exception is taken, the result is written into condition code *CC*; true is 1 and false is 0.

In the *cond* field of the instruction:  $cond_{2...1}$  specify the nature of the comparison (equals, less than, and so on).  $cond_0$  specifies whether the comparison is ordered or unordered, that is, false or true if any operand is a NaN;  $cond_3$  indicates whether the instruction should signal an exception on QNaN inputs, or not (see Table 3.2).

C.cond.PS compares the upper and lower halves of FPR fs and FPR ft independently and writes the results into condition codes CC +1 and CC respectively. The CC number must be even. If the number is not even the operation of the instruction is **UNPREDICTABLE**.

If one of the values is an SNaN, or  $cond_3$  is set and at least one of the values is a QNaN, an Invalid Operation condition is raised and the Invalid Operation flag is set in the FCSR. If the Invalid Operation Enable bit is set in the FCSR, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the Boolean result is written into condition code CC.

There are four mutually exclusive ordering relations for comparing floating point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating point standard defines the relation *unordered*, which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as *less than or equal*, *equal*, *not less than*, or *unordered or equal*. Compare distinguishes among the 16 comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values in the equation. If the *equal* relation is true, for example, then all four example predicates above yield a true result. If the *unordered* relation is true then only the final predicate, *unordered or equal*, yields a true result.

Logical negation of a compare result allows eight distinct comparisons to test for the 16 predicates as shown in Table 3.2. Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, *compare* tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "If Predicate Is True" column, and the second predicate must be false, and vice versa. (Note that the False predicate is never true and False/True do not follow the normal pattern.)

The truth of the second predicate is the logical negation of the instruction result. After a compare instruction, test for the truth of the first predicate can be made with the Branch on FP True (BC1T) instruction and the truth of the second

can be made with Branch on FP False (BC1F).

Table 3.2 shows another set of eight compare operations, distinguished by a  $cond_3$  value of 1 and testing the same 16 conditions. For these additional comparisons, if at least one of the operands is a NaN, including Quiet NaN, then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the FCSR, an Invalid Operation exception occurs.

**Table 3.1 FPU Comparisons Without Special Operand Exceptions** 

Instruction	truction Comparison Predicate Comparison				Comparisor	CC Result	Instru	ıction	
Cond	Name of Predicate and Logically Negated	_		tio ues	-	If Predicate	Inv Op Excp. if		dition eld
Mnemonic	Predicate (Abbreviation)	^	٧	II	?	Is True	QNaN?	3	20
F	False [this predicate is always False]	F	F	F	F	F	No	0	0
	True (T)	T	T	T	T				
UN	Unordered	F	F	F	T	T			1
	Ordered (OR)	Т	T	T	F	F			
EQ	Equal	F	F	T	F	T			2
	Not Equal (NEQ)	T	T	F	T	F			
UEQ	Unordered or Equal	F	F	T	T	T			3
	Ordered or Greater Than or Less Than (OGL)	T	T	F	F	F			
OLT	Ordered or Less Than	F	T	F	F	T			4
	Unordered or Greater Than or Equal (UGE)	Т	F	T	T	F			
ULT	Unordered or Less Than	F	T	F	T	T			5
	Ordered or Greater Than or Equal (OGE)	T	F	T	F	F			
OLE	Ordered or Less Than or Equal	F	T	T	F	T			6
	Unordered or Greater Than (UGT)	T	F	F	T	F			
ULE	Unordered or Less Than or Equal	F	T	T	T	T			7
	Ordered or Greater Than (OGT)	T	F	F	F	F			
	Key: $? = unordered, > = greater than, < = l$	ess i	han	=i	s eq	ual, T = True, F	= False		

Instruction	Comparison Predicate					Comparison	n CC Result	Instru	ıction
Cond	Name of Predicate and Logically Negated			atio ues	-	If Predicate	Inv Op Excp If	Condition Field	
Mnemonic	Predicate (Abbreviation)	>	<	=	?	Is True	QNaN?	3	20
SF	Signaling False [this predicate always False]	F	F	F	F	F	Yes	1	0
	Signaling True (ST)	T	Т	T	T				
NGLE	Not Greater Than or Less Than or Equal	F	F	F	T	T			1
	Greater Than or Less Than or Equal (GLE)	T	Т	T	F	F			
SEQ	Signaling Equal	F	F	T	F	T			2
	Signaling Not Equal (SNE)	T	T	F	T	F			
NGL	Not Greater Than or Less Than	F	F	T	T	T			3
	Greater Than or Less Than (GL)	T	Т	F	F	F			
LT	Less Than	F	Т	F	F	T			4
	Not Less Than (NLT)	T	F	T	T	F			
NGE	Not Greater Than or Equal	F	T	F	T	T			5
	Greater Than or Equal (GE)	T	F	T	F	F			
LE	Less Than or Equal	F	Т	T	F	T			6
	Not Less Than or Equal (NLE)	T	F	F	T	F			
NGT	Not Greater Than	F	Т	Т	Т	T			7
	Greater Than (GT)	Т	F	F	F	F			
	Key: $? = unordered, > = greater than, < = landing the state of the s$	ess t	han	=i	s eq	ual, T = True, F	F = False		

Table 3.2 FPU Comparisons With Special Operand Exceptions for QNaNs

## **Restrictions:**

The fields fs and ft must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of C.cond.PS is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU,.

The result of C.cond.PS is **UNPREDICTABLE** if the condition code number is odd.

## **Availability and Compatibility:**

This instruction has been removed in Release 6 and has been replaced by the 'CMP.cond.fmt' instruction. Refer to the CMP.cond.fmt instruction in this manual for more information. Release 6 does not support Paired Single (PS).

### **Operation:**

```
if SNaN(ValueFPR(fs, fmt)) or SNaN(ValueFPR(ft, fmt)) or
   QNaN(ValueFPR(fs, fmt)) or QNaN(ValueFPR(ft, fmt)) then
   less ← false
   equal ← false
   unordered ← true
   if (SNaN(ValueFPR(fs, fmt)) or SNaN(ValueFPR(ft, fmt))) or
   (cond<sub>3</sub> and (QNaN(ValueFPR(fs, fmt))) or QNaN(ValueFPR(ft, fmt)))) then
```

```
\label{eq:signalException} \begin{array}{c} \text{SignalException}(\text{InvalidOperation}) \\ \text{endif} \\ \text{else} \\ \text{less} \leftarrow \text{ValueFPR}(\text{fs, fmt}) <_{\text{fmt}} \text{ValueFPR}(\text{ft, fmt}) \\ \text{equal} \leftarrow \text{ValueFPR}(\text{fs, fmt}) =_{\text{fmt}} \text{ValueFPR}(\text{ft, fmt}) \\ \text{unordered} \leftarrow \text{false} \\ \text{endif} \\ \text{condition} \leftarrow (\text{cond}_2 \text{ and less}) \text{ or } (\text{cond}_1 \text{ and equal}) \\ \text{or } (\text{cond}_0 \text{ and unordered}) \\ \text{SetFPConditionCode}(\text{cc, condition}) \end{array}
```

For C.cond.PS, the pseudo code above is repeated for both halves of the operand registers, treating each half as an independent single-precision values. Exceptions on the two halves are logically ORed and reported together. The results of the lower half comparison are written to condition code CC; the results of the upper half comparison are written to condition code CC+1.

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction


## **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

# **Programming Notes:**

FP computational instructions, including compare, that receive an operand value of Signaling NaN raise the Invalid Operation condition. Comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the *unordered* relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs. For example, consider a comparison in which we want to know if two numbers are equal, but for which *unordered* would be an error.

```
# comparisons using explicit tests for QNaN
  c.eq.d $f2,$f4 # check for equal
            # it is equal
  bc1t L2
  c.un.d $f2,$f4  # it is not equal,
                # but might be unordered
  bclt ERROR # unordered goes off to an error handler
# not-equal-case code here
# equal-case code here
L2:
# comparison using comparisons that signal QNaN
  c.seq.d $f2,$f4 # check for equal
  nop
  bc1t
       L2
                # it is equal
  nop
# it is not unordered here
# not-equal-case code here
# equal-case code here
```



Format: CACHE op, offset(base) MIPS32

Purpose: Perform Cache Operation

To perform the cache operation specified by op.


# **Description:**

The 9-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

**Table 3.3 Usage of Effective Address** 

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. An address translation may or may not be performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. As such, an unmapped address (such as within kseg0) should always be used for cache operations that require an index. See the Programming Notes section below.  Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index:  OffsetBit ← Log2 (BPT)  IndexBit ← Log2 (CS / A)  WayBit ← IndexBit + Ceiling (Log2 (A))  Way ← Addr <sub>WayBit-1IndexBit</sub> Index ← Addr <sub>IndexBit-1OffsetBit</sub> For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag. This is shown symbolically in the figure below.

Figure 3.3 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag), software must use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit exceptions.

The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address Error Exception due to an non-aligned address.

As a result, a Cache Error exception may occur because of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Also, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions.

The CACHE instruction and the memory transactions which are sourced by the CACHE instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

 Code
 Name
 Cache

 0b00
 I
 Primary Instruction

 0b01
 D
 Primary Data or Unified Primary

 0b10
 T
 Tertiary

 0b11
 S
 Secondary

Table 3.4 Encoding of Bits[17:16] of CACHE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended

When implementing multiple level of caches and where the hardware maintains the smaller cache as a proper subset of a larger cache (every address which is resident in the smaller cache is also resident in the larger cache; also known as the inclusion property). It is recommended that the CACHE instructions which operate on the larger, outer-level cache; must first operate on the smaller, inner-level cache. For example, a Hit\_Writeback \_Invalidate operation targeting the Secondary cache, must first operate on the primary data cache first. If the CACHE instruction implementation does not follow this policy then any software which flushes the caches must mimic this behavior. That is, the software sequences must first operate on the inner cache then operate on the outer cache. The software must place a SYNC instruction after the CACHE instruction whenever there are possible writebacks from the inner cache to

ensure that the writeback data is resident in the outer cache before operating on the outer cache. If neither the CACHE instruction implementation nor the software cache flush sequence follow this policy, then the inclusion property of the caches can be broken, which might be a condition that the cache management hardware cannot properly deal with.

When implementing multiple level of caches without the inclusion property, the use of a SYNC instruction after the CACHE instruction is still needed whenever writeback data has to be resident in the next level of memory hierarchy.

For multiprocessor implementations that maintain coherent caches, some of the Hit type of CACHE instruction operations may optionally affect all coherent caches within the implementation. If the effective address uses a coherent Cache Coherency Attribute (CCA), then the operation is *globalized*, meaning it is broadcast to all of the coherent caches within the system. If the effective address does not use one of the coherent CCAs, there is no broadcast of the operation. If multiple levels of caches are to be affected by one CACHE instruction, all of the affected cache levels must be processed in the same manner - either all affected cache levels use the globalized behavior or all affected cache levels use the non-globalized behavior.

Table 3.5 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0ь000	I	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid.  This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required
D Index Writeback Invalidate / Index Invalidate	Index	For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address specified by the cache tag. After that operation	Required		
	S, T	Index Writeback Invalidate / Index Invalidate	Index	is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.  For a write-through cache: Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. The Index Store Tag must be used to initialize the cache at power up.	Required if S, T cache is implemented
0b001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. This operation must not cause a Cache Error Exception.  The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers is implementation-dependent, but is typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	Recommended

Table 3.5 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented	
0b010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required	
0b011	All	Implementation Dependent	Unspecified	Available for implementation-dependent operation.	Optional	
0b100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid.  This required encoding may be used by software to invalidate a range of addresses from the	Required (Instruction Cache Encoding Only), Recom- mended otherwise	
	S, T	Hit Invalidate	Address	instruction cache by stepping through the address range by the line size of the cache.  In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	Optional, if Hit_Invalidate_D is implemented, the S and T variants are rec- ommended.	
0b101	I	Fill	Address	Fill the cache from the specified address.	Recommended	
	D S, T	Hit Writeback Invalidate / Hit Invalidate  Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid. For a write-through cache: If the cache block contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache.  In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	Required if S, T cache is implemented	

Table 3.5 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

			Effective Address		
Code	Caches	Name	Operand Type	Operation	Compliance Implemented
0b110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back	Recommended
	S, T	Hit Writeback	Address	to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop.	Optional, if Hit_Writeback_D is implemented, the S and T variants are rec- ommended.
				In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	ommended.
0b111	I, D	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required. Set the state to valid and locked. If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation dependent.  The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit. Clearing the lock state via Index Store Tag is dependent on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate operations are dependent on cache line organization. Only Hit and Hit Writeback Invalidate operations are generally portable across implementations.  It is implementation dependent whether a locked line is displaced as the result of an external invalidate or intervention that hits on the locked line. Software must not depend on the locked line remaining in the cache if an external invalidate or intervention would invalidate the line if it were not locked. It is implementation dependent whether a Fetch and Lock operation affects more than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	Recommended

### **Restrictions:**

The operation of this instruction is **UNDEFINED** for any operation/cache combination that is not implemented. In Release 6, the instruction in this case should perform no operation.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable. In Release 6, the instruction in this case should perform no operation.

The operation of the instruction is **UNPREDICTABLE** if the cache line that contains the CACHE instruction is the target of an invalidate or a writeback invalidate.

If this instruction is used to lock all ways of a cache at a specific cache index, the behavior of that cache to subsequent cache misses to that cache index is **UNDEFINED**.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Any use of this instruction that can cause cacheline writebacks should be followed by a subsequent SYNC instruction to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy.

This instruction does not produce an exception for a misaligned memory address, since it has no memory access size.

# **Availability and Compatibility:**

This instruction has been recoded for Release 6.

# **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, uncached) ← AddressTranslation(vAddr, DataReadReference)
CacheOp(op, vAddr, pAddr)
```

# **Exceptions:**

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception

Address Error Exception


Cache Error Exception

**Bus Error Exception** 

### **Programming Notes:**

Release 6 architecture implements a 9-bit offset, whereas all release levels lower than Release 6 implement a 16-bit offset.

For cache operations that require an index, it is implementation dependent whether the effective address or the translated physical address is used as the cache index. Therefore, the index value should always be converted to an unmapped address (such as an kseg0 address - by ORing the index with 0x80000000 before being used by the cache instruction). For example, the following code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0:



Format: CACHEE op, offset(base) MIPS32

Purpose: Perform Cache Operation EVA

To perform the cache operation specified by op using a user mode virtual address while in kernel mode.


# **Description:**

The 9-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

**Table 3.6 Usage of Effective Address** 

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. An address translation may or may not be performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. As such, a kseg0 address should always be used for cache operations that require an index. See the Programming Notes section below.  Assuming that the total cache size in bytes is CS, the associativity is A, and the
		number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index:
		OffsetBit ← Log2(BPT)
		IndexBit ← Log2(CS / A)
		WayBit ← IndexBit + Ceiling(Log2(A))
		Way ← Addr <sub>WayBit-1IndexBit</sub> Index ← Addr <sub>IndexBit-1OffsetBit</sub>
		For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag. This is shown symbolically in the figure below.

Figure 3.4 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index

operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit exceptions.

The effective address may be an arbitrarily-aligned by address. The CACHEE instruction never causes an Address Error Exception due to an non-aligned address.

A Cache Error exception may occur as a by-product of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions.

The CACHEE instruction and the memory transactions which are sourced by the CACHEE instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

Code	Name	Cache				
0b00	I	Primary Instruction				
0b01	D	Primary Data or Unified Primary				
0b10	Т	Tertiary				
0b11	S	Secondary				

Table 3.7 Encoding of Bits[17:16] of CACHEE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended

When implementing multiple level of caches and where the hardware maintains the smaller cache as a proper subset of a larger cache, it is recommended that the CACHEE instructions must first operate on the smaller, inner-level cache. For example, a Hit\_Writeback\_Invalidate operation targeting the Secondary cache, must first operate on the primary data cache first. If the CACHEE instruction implementation does not follow this policy then any software which flushes the caches must mimic this behavior. That is, the software sequences must first operate on the inner cache then operate on the outer cache. The software must place a SYNC instruction after the CACHEE instruction whenever there are possible writebacks from the inner cache to ensure that the writeback data is resident in the outer cache before operating on the outer cache. If neither the CACHEE instruction implementation nor the software cache flush sequence follow this policy, then the inclusion property of the caches can be broken, which might be a condition that the cache management hardware cannot properly deal with.

When implementing multiple level of caches without the inclusion property, you must use SYNC instruction after the CACHEE instruction whenever writeback data has to be resident in the next level of memory hierarchy.

For multiprocessor implementations that maintain coherent caches, some of the Hit type of CACHEE instruction operations may optionally affect all coherent caches within the implementation. If the effective address uses a coherent Cache Coherency Attribute (CCA), then the operation is *globalized*, meaning it is broadcast to all of the coherent

caches within the system. If the effective address does not use one of the coherent CCAs, there is no broadcast of the operation. If multiple levels of caches are to be affected by one CACHEE instruction, all of the affected cache levels must be processed in the same manner — either all affected cache levels use the globalized behavior or all affected cache levels use the non-globalized behavior.

The CACHEE instruction functions the same as the CACHE instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the Config5<sub>EVA</sub> field being set to 1.

Table 3.8 Encoding of Bits [20:18] of the CACHEE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented		
0ь000	I	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid.  This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required		
	D	Invalidate / Index Invalidate		For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address specified by the cache tag. After that operation	Required		
	S, T	Index Writeback Invalidate / Index Invalidate	Index	is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.  For a write-through cache: Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at power up.	Required if S, T cache is implemented		
0b001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. This operation must not cause a Cache Error Exception.  The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers is implementation-dependent, but is typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	Recommended		

Table 3.8 Encoding of Bits [20:18] of the CACHEE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0b010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required
0b011	All	Implementation Dependent	Unspecified	Available for implementation-dependent operation.	Optional
0b100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid.  This required encoding may be used by software to invalidate a range of addresses from the	Required (Instruction Cache Encoding Only), Recom- mended otherwise
	S, T	Hit Invalidate	Address	instruction cache by stepping through the address range by the line size of the cache.  In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	Optional, if Hit_Invalidate_D is implemented, the S and T variants are rec- ommended.
0b101	I	Fill	Address	Fill the cache from the specified address.	Recommended
	D	Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After	Required
	S, T	Hit Writeback Invalidate / Hit Invalidate	Address	that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.  For a write-through cache: If the cache block contains the specified address, set the state of the cache block to invalid.  This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache.  In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	Required if S, T cache is implemented

Table 3.8 Encoding of Bits [20:18] of the CACHEE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0b110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back	Recommended
	S, T	Hit Writeback	Address	to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop.  In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.	Optional, if Hit_Writeback_D is implemented, the S and T variants are rec- ommended.
0b111	I, D	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required. Set the state to valid and locked.  If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation dependent.  The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit. Clearing the lock state via Index Store Tag is dependent on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate operations are dependent on cache line organization. Only Hit and Hit Writeback Invalidate operations are generally portable across implementations.  It is implementation dependent whether a locked line is displaced as the result of an external invalidate or intervention that hits on the locked line. Software must not depend on the locked line remaining in the cache if an external invalidate or intervention would invalidate the line if it were not locked.  It is implementation dependent whether a Fetch and Lock operation affects more than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	Recommended

### **Restrictions:**

The operation of this instruction is **UNDEFINED** for any operation/cache combination that is not implemented. In Release 6, the instruction in this case should perform no operation.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable. In Release 6, the instruction in this case should perform no operation.

The operation of the instruction is **UNPREDICTABLE** if the cache line that contains the CACHEE instruction is the target of an invalidate or a writeback invalidate.

If this instruction is used to lock all ways of a cache at a specific cache index, the behavior of that cache to subsequent cache misses to that cache index is **UNDEFINED**.

Any use of this instruction that can cause cacheline writebacks should be followed by a subsequent SYNC instruction to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy.

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

This instruction does not produce an exception for a misaligned memory address, since it has no memory access size.

## **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, uncached) ← AddressTranslation(vAddr, DataReadReference)
CacheOp(op, vAddr, pAddr)
```

## **Exceptions:**

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception

Reserved Instruction

Address Error Exception

Cache Error Exception

**Bus Error Exception** 

# **Programming Notes:**

For cache operations that require an index, it is implementation dependent whether the effective address or the translated physical address is used as the cache index. Therefore, the index value should always be converted to a kseg0 address by ORing the index with 0x80000000 before being used by the cache instruction. For example, the following code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0:

31	26	25 21	20	16	15	11	10	6	5	0
COP1 010001		fmt	0 00000		fs		fd		CEIL.L 001010	
6		5	5		5		5		6	

Format: CEIL.L.fmt

CEIL.L.S fd, fs CEIL.L.D fd, fs MIPS32 Release 2 MIPS32 Release 2

**Purpose:** Fixed Point Ceiling Convert to Long Fixed Point

To convert an FP value to 64-bit fixed point, rounding up.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 64-bit long fixed point format and rounding toward  $+\times$  (rounding mode 2). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

## **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for long fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU.

# **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0 00000	fs	fd	CEIL.W 001110
6		5	5	5	5	6

Format: CEIL.W.fmt

CEIL.W.S fd, fs CEIL.W.D fd, fs MIPS32 MIPS32

Purpose: Floating Point Ceiling Convert to Word Fixed Point

To convert an FP value to 32-bit fixed point, rounding up

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 32-bit word fixed point format and rounding toward  $+\times$  (rounding mode 2). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{31}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{31}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{31}$ -1
- $-2^{31}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{31}$ -1

## **Restrictions:**

The fields fs and fd must specify valid FPRs; fs for type fmt and fd for word fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

## **Operation:**

```
{\tt StoreFPR}({\tt fd,\ W,\ ConvertFmt}\,({\tt ValueFPR}\,({\tt fs,\ fmt})\,,\,\,{\tt fmt,\ W})\,)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact

31	26	25 21	20	16	15	11	l 1	10	)
COP1 010001		CF 00010		rt		fs		0 000 0000 0000	
6		5	•	5		5	•	11	

Format: CFC1 rt, fs MIPS32

**Purpose:** Move Control Word From Floating Point To copy a word from an FPU control register to a GPR.

**Description:** GPR[rt] ← FP\_Control[fs]

Copy the 32-bit word from FP (coprocessor 1) control register fs into GPR rt.

The definition of this instruction has been extended in Release 5 to support user mode read and write of  $Status_{FR}$  under the control of  $Config5_{UFR}$ . This optional feature is meant to facilitate transition from FR=0 to FR=1 floating-point register modes in order to obsolete FR=0 mode in a future architecture release. User code may set and clear  $Status_{FR}$  without kernel intervention, providing kernel explicitly provides permission.

This UFR facility is not supported in Release 6 because Release 6 only allows FR=1 mode. Accessing the UFR and UNFR registers causes a Reserved Instruction exception in Release 6 because  $FIR_{UFRP}$  is always 0.

The definition of this instruction has been extended in Release 6 to allow user code to read and modify the  $Config5_{FRE}$  bit. Such modification is allowed when this bit is present (as indicated by  $FIR_{UFRP}$ ) and user mode modification of the bit is enabled by the kernel (as indicated by  $Config5_{UFE}$ ). Setting  $Config5_{FRE}$  to 1 causes all floating point instructions which are not compatible with FR=1 mode to take an Reserved Instruction exception. This makes it possible to run pre-Release 6 FR=0 floating point code on a Release 6 core which only supports FR=1 mode, provided the kernel has been set up to trap and emulate FR=0 behavior for these instructions. These instructions include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and MFC1 instructions.

The FRE facility uses COP1 register aliases FRE and NFRE to access Config5<sub>FRE</sub>.

#### **Restrictions:**

There are a few control registers defined for the floating point unit. Prior to Release 6, the result is **UNPREDICT-ABLE** if *fs* specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if *fs* specifies a register that does not exist.

The result is **UNPREDICTABLE** if *fs* specifies the UNFR or NFRE write-only control. Release 6 and later implementations are required to produce a Reserved Instruction exception; software must assume it is **UNPREDICT-ABLE**.

## **Operation:**

```
if fs = 0 then
  temp ← FIR
elseif fs = 1 then /* read UFR (CP1 Register 1) */
  if FIR<sub>UFRP</sub> then
    if not Config5<sub>UFR</sub> then SignalException(ReservedInstruction) endif
    temp ← Status<sub>FR</sub>
  else
    if Config<sub>AR</sub> ≥ 2 SignalException(ReservedInstruction) /* Release 6 traps */
    endif
    temp ← UNPREDICTABLE
  endif
```

```
elseif fs = 4 then /* read fs=4 UNFR not supported for reading - UFR suffices */
         if Config_{AR} \ge 2 SignalException(ReservedInstruction) /* Release 6 traps */
         endif
         temp ← UNPREDICTABLE
elseif fs=5 then /* user read of FRE, if permitted */
    if Config_{AR} \le 2 then temp \leftarrow UNPREDICTABLE
         if not Config5_{UFR} then SignalException(ReservedInstruction) endif
         temp \leftarrow 0<sup>31</sup> || Config5<sub>FRE</sub>
elseif fs = 25 then /* FCCR */
temp \leftarrow 0<sup>24</sup> || FCSR<sub>31..25</sub> || FCSR<sub>23</sub> elseif fs = 26 then /* FEXR */
    temp \leftarrow 0<sup>14</sup> || FCSR<sub>17..12</sub> || 0<sup>5</sup> || FCSR<sub>6..2</sub> || 0<sup>2</sup>
elseif fs = 28 then /* FENR */ temp \leftarrow 0<sup>20</sup> || FCSR<sub>11.7</sub> || 0<sup>4</sup> || FCSR<sub>24</sub> || FCSR<sub>1..0</sub>
elseif fs = 31 then /* FCSR */
    temp ← FCSR
else
    if Config2_{AR} \ge 2 SignalException(ReservedInstruction)
    /*Release 6 traps; includes NFRE*/
    endif
    temp ← UNPREDICTABLE
endif
if Config2_{AR} < 2 then
    GPR[rt] ← temp
endif
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Historical Information:**

For the MIPS I, II and III architectures, the contents of GPR *rt* are **UNPREDICTABLE** for the instruction immediately following CFC1.

MIPS V and MIPS32 introduced the three control registers that access portions of FCSR. These registers were not available in MIPS I, II, III, or IV.

MIPS32 Release 5 introduced the UFR and UNFR register aliases that allow user level access to  $Status_{FR}$ . Release 6 removes them.

31	26	25 21	20 16	15 11	10	0
COP2 010010		CF 00010	rt		Impl	
6		5	5		16	

Format: CFC2 rt, Impl MIPS32

The syntax shown above is an example using CFC1 as a model. The specific syntax is implementation dependent.

**Purpose:** Move Control Word From Coprocessor 2

To copy a word from a Coprocessor 2 control register to a GPR

**Description:** GPR[rt] ← CP2CCR[Impl]

Copy the 32-bit word from the Coprocessor 2 control register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

## **Restrictions:**


The result is **UNPREDICTABLE** if *Impl* specifies a register that does not exist.

# **Operation:**

```
temp ← CP2CCR[Impl]
GPR[rt] ← temp
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction



Format: CLASS.fmt

CLASS.S fd,fs CLASS.D fd,fs MIPS32 Release 6 MIPS32 Release 6

**Purpose:** Scalar Floating-Point Class Mask

Scalar floating-point class shown as a bit mask for Zero, Negative, Infinite, Subnormal, Quiet NaN, or Signaling NaN.

**Description:** FPR[fd] ← class(FPR[fs])

Stores in fd a bit mask reflecting the floating-point class of the floating point scalar value fs.

The mask has 10 bits as follows. Bits 0 and 1 indicate NaN values: signaling NaN (bit 0) and quiet NaN (bit 1). Bits 2, 3, 4, 5 classify negative values: infinity (bit 2), normal (bit 3), subnormal (bit 4), and zero (bit 5). Bits 6, 7, 8, 9 classify positive values: infinity (bit 6), normal (bit 7), subnormal (bit 8), and zero (bit 9).

This instruction corresponds to the **class** operation of the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008. This scalar FPU instruction also corresponds to the vector FCLASS.df instruction of MSA.

The input values and generated bit masks are not affected by the flush-subnormal-to-zero mode FCSR.FS.

The input operand is a scalar value in floating-point data format *fmt*. Bits beyond the width of *fmt* are ignored. The result is a 10-bit bitmask as described above, zero extended to *fmt*-width bits. Coprocessor register bits beyond *fmt*-width bits are UNPREDICTABLE (e.g., for CLASS.S bits 32-63 are UNPREDICTABLE on a 64-bit FPU, while bits 32-128 bits are UNPREDICTABLE if the processor supports MSA).

## **Restrictions:**

No data-dependent exceptions are possible.

## **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

CLASS.fmt is defined only for formats S and D. Other formats must produce a Reserved Instruction exception (unless used for a different instruction).

#### **Operation:**

```
if not IsCoprocessorEnabled(1)
    then SignalException(CoprocessorUnusable, 1) endif
if not IsFloatingPointImplemented(fmt))
    then SignalException(ReservedInstruction) endif

fin \(
\times \text{ValueFPR}(fs,fmt) \)
masktmp \(
\times \text{ClassFP}(fin, fmt) \)
StoreFPR (fd, fmt, ftmp)
/* end of instruction */

function ClassFP(tt, ts, n)
/* Implementation defined class operation. */
endfunction ClassFP
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

**Unimplemented Operation** 

pre-Release 6														
31	26	25	21	20	16	15		11	10		6	5		0
SPECIAL2 011100			rs		rt		rd			00000			CLO 100001	
6			5		5		5		1	5			6	
Release 6														
31	26	25	21	20	16	15		11	10		6	5		0
SPECIAL 000000			rs		00000		rd			00001			CLO 010001	
6			5		5		5			5			6	

Format: CLO rd, rs MIPS32

Purpose: Count Leading Ones in Word

To count the number of leading ones in a word.

**Description:** GPR[rd] ← count\_leading\_ones GPR[rs]

Bits 31..0 of GPR rs are scanned from most significant to least significant bit. The number of leading ones is counted and the result is written to GPR rd. If all of bits 31..0 were set in GPR rs, the result written to GPR rd is 32.

### **Restrictions:**

Pre-Release 6: To be compliant with the MIPS32Architecture, software must place the same GPR number in both the *rt* and *rd* fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the *rt* and *rd* fields of the instruction contain different values. Release 6's new instruction encoding does not contain an *rt* field.

## **Availability and Compatibility:**

This instruction has been recoded for Release 6.

# **Operation:**

```
temp ← 32
for i in 31 .. 0
    if GPR[rs]<sub>i</sub> = 0 then
        temp ← 31 - i
        break
    endif
endfor
GPR[rd] ← temp
```

# **Exceptions:**

None

## **Programming Notes:**

As shown in the instruction drawing above, the Release 6 architecture sets the 'rt' field to a value of 00000.

pre-Release 6													
31	26	25	21	20	16	15	11	10		6	5		0
SPECIAL2 011100			rs		rt		rd		0 00000			CLZ 100000	
6			5		5		5	,	5			6	
Release 6													
31	26	25	21	20	16	15	11	10		6	5		0
SPECIAL 000000			rs	00	0000		rd		00001			CLZ 010000	
6			5		5		5		5			6	

Format: CLZ rd, rs MIPS32

Purpose: Count Leading Zeros in Word

Count the number of leading zeros in a word.

**Description:** GPR[rd] ← count leading zeros GPR[rs]

Bits **31..0** of GPR *rs* are scanned from most significant to least significant bit. The number of leading zeros is counted and the result is written to GPR *rd*. If no bits were set in GPR *rs*, the result written to GPR *rd* is 32.

### **Restrictions:**

Pre-Release 6: To be compliant with the MIPS32 Architecture, software must place the same GPR number in both the rt and rd fields of the instruction. The operation of the instruction is **UNPREDICTABLE** if the rt and rd fields of the instruction contain different values. Release 6's new instruction encoding does not contain an rt field.

# **Availability and Compatibility:**

This instruction has been recoded for Release 6.

# **Operation:**

```
temp ← 32
for i in 31 .. 0
    if GPR[rs]<sub>i</sub> = 1 then
        temp ← 31 - i
        break
    endif
endfor
GPR[rd] ← temp
```

# **Exceptions:**

None

# **Programming Notes:**

Release 6 sets the 'rt' field to a value of 00000.

31	26	25 21	20 16	15 11	10 6	5	4 0
COP1 010001		CMP.condn.S 10100	ft	fs	fd	0	condn
COP1 010001		CMP.condn.D 10101	ft	fs	fd	0	condn
6		5	5	5	5	1	5

Format: CMP.condn.fmt

CMP.condn.S fd, fs, ft

CMP.condn.D fd, fs, ft

MIPS32 Release 6

MIPS32 Release 6

**Purpose:** Floating Point Compare Setting Mask

To compare FP values and record the result as a format-width mask of all 0s or all 1s in a floating point register

**Description:** FPR[fd] ← FPR[fs] compare\_cond FPR[ft]

The value in FPR fs is compared to the value in FPR ft.

The comparison is exact and neither overflows nor underflows.

If the comparison specified by the *condn* field of the instruction is true for the operand values, the result is true; otherwise, the result is false. If no exception is taken, the result is written into FPR *fd*; true is all 1s and false is all 0s, repeated the operand width of *fmt*. All other bits beyond the operand width *fmt* are UNPREDICTABLE. For example, a 32-bit single precision comparison writes a mask of 32 0s or 1s into bits 0 to 31 of FPR *fd*. It makes bits 32 to 63 UNPREDICTABLE if a 64-bit FPU without MSA is present. It makes bits 32 to 127 UNPREDICTABLE if MSA is present.

The values are in format fmt. These instructions, however, do not use an fmt field to determine the data type.

The *condn* field of the instruction specifies the nature of the comparison: equals, less than, and so on, unordered or ordered, signalling or quiet, as specified in Table 3.9 "Comparing CMP.condn.fmt, IEEE 754-2008, C.cond.fmt, and MSA FP compares" on page 138.

Release 6: The *condn* field bits have specific purposes:  $cond_4$ , and  $cond_{2...1}$  specify the nature of the comparison (equals, less than, and so on);  $cond_0$  specifies whether the comparison is ordered or unordered, that is false or true if any operand is a NaN;  $cond_3$  indicates whether the instruction should signal an exception on QNaN inputs. However, in the future the MIPS ISA may be extended in ways that do not preserve these meanings.

All encodings of the *condn* field that are not specified (for example, items shaded in Table 3.9) are reserved in Release 6 and produce a Reserved Instruction exception.

If one of the values is an SNaN, or if a signalling comparison is specified and at least one of the values is a QNaN, an Invalid Operation condition is raised and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the mask result is written into FPR *fd*.

There are four mutually exclusive ordering relations for comparing floating point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating point standard defines the relation *unordered*, which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

The comparison condition is a logical predicate, or equation, of the ordering relations such as *less than or equal*, *equal*, *not less than*, or *unordered or equal*. Compare distinguishes among the 16 comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two FP values in the equation. For example: If the *equal* relation is true, then all four example predicates above yield a true result. If the *unordered* relation is true then only the final predicate, *unordered or equal*, yields a true result.

The predicates implemented are described in Table 3.9 "Comparing CMP.condn.fmt, IEEE 754-2008, C.cond.fmt, and MSA FP compares" on page 138. Not all of the 16 IEEE predicates are implemented directly by hardware. For the directed comparisons (LT, LE, GT, GE) the missing predicates can be obtained by reversing the FPR register operands *ft* and *fs*. For example, the hardware implements the "Ordered Less Than" predicate LT(fs,ft); reversing the operands LT(ft,fs) produces the dual predicate "Unordered or Greater Than or Equal" UGE(fs,ft). Table 3.9 shows these mappings. Reversing inputs is ineffective for the symmetric predicates such as EQ; Release 6 implements these negative predicates directly, so that all mask values can be generated in a single instruction.

Table 3.9 compares CMP.condn.fmt to (1) the MIPS32 Pre-Release 6 C.cond.fmt instructions, and (2) the (MSA) MIPS SIMD Architecture packed vector floating point comparison instructions. CMP.condn.fmt provides exactly the same comparisons for FPU scalar values that MSA provides for packed vectors, with similar mnemonics. CMP.condn.fmt provides a superset of the MIPS32 Release 5 C.cond.fmt comparisons.

In addition, Table 3.9 shows the corresponding IEEE 754-2008 comparison operations.

Floating Point Compare Setting Mask

Greater Than

isGreater

Table 3.9 Comparing CMP.condn.fmt, IEEE 754-2008, C.cond.fmt, and MSA FP compares

Shaded entries in the table are unimplemented, and reserved.

#### **Instruction Encodings** CMP.condn.fmt: 010001 fffff ttttt sssss ddddd Occccc C.cond.fmt: 010001 fffff ttttt sssss CCC00 11cccc MSA: 011110 oooof ttttt sssss ddddd mmmmmm MSA: minor opcode mmmmmm Bits 5...0 = 26 - 011010MSA: minor opcode mmmmmm Bits 5...0 = 28 - 011100Invalid Operand Exception **CMP: condn** Bit 5..4 = 00 **C**: only applicable **CMP: condn** Bit 5..4 = 01 **C**: not applicable MSA: operation 0000 Bits 25...22 **Predicates Negated Predicates** C: cond Bits 3..0 cccc -CMP condn.fmt CMP condn.fmt Relation condn.fmt Relation CMP: condn MSA MSA IEEE IEEE Long names Long names ccccc - Bits 3.. False True 0000 F **FCAF** ΑF AT 0 Always False Always True compareQuietUnordered compareQuietOrdered OR 0001 UN **FCUN** UN Unordered |T|T| **FCOR** OR Ordered NOT(isUnordered) isUnordered compareQuietEqual compareQuietNotEqual 2 0010 EQ **FCEQ** EQ Equal NEQ FCUNE UNE Not Equal ?<>, NOT(=), ≠ Ordered yes (always signal SNaN) 3 0011 UEQ FCUEQ **UEQ** T|T|F|F**|**OGL **FCNE** ΝE Greater Than Unordered or Equal or Less Than Unordered or compareQuietNotLess compareQuietLess T|F|T|T|UGE 4 0100 |T|F OLT **FCLT** LT Ordered Less Than UGE Greater Than isLess ?>=. NOT(isLess) or Equal Ordered compareQuietLessUnorcompareQuiet-Unordered or Less ULT 5 0101 =|T|F| ULT **FCULT** T|F|T|F|OGE OGE Greater Than GreatrEqual dered Than ?<, NOT(isGreaterEqual) isGreaterEqual or Equal compareQuietGreaterUn-Ordered Less than or Unordered or compareQuietLessEqual OLE **FCLE** LE |F|F|T UGT **UGT** 6 0110 ordered isLessEqual Equal Greater Than ?>, NOT(isLessEqual) Unordered or Less Ordered compareQuietGreater compareQuietNotGreater T|F|F|7 0111 ULE **FCULE** ULE OGT OGT

?<=, NOT(isGreater)

Than or Equal

Table 3.9 Comparing CMP.condn.fmt, IEEE 754-2008, C.cond.fmt, and MSA FP compares (Continued)

Shaded entries in the table are unimplemented, and reserved.

#### **Instruction Encodings** CMP.condn.fmt: 010001 fffff ttttt sssss ddddd Occccc C.cond.fmt: 010001 fffff ttttt sssss CCC00 11cccc MSA: 011110 oooof ttttt sssss ddddd mmmmmm MSA: minor opcode mmmmmm Bits 5...0 = 26 - 011010MSA: minor opcode mmmmmm Bits 5...0 = 28 - 011100Invalid Operand Exception **CMP:** condn Bit 5..4 = 00 **C**: only applicable **CMP:** condn Bit 5..4 = 01 **C**: not applicable MSA: operation 0000 Bits 25...22 **Negated Predicates Predicates** C: cond Bits 3..0 C condn.fmt condn.fmt CMP condn.fmt Relation Relation CMP: condn MSA MSA CMP IEEE IEEE Long names Long names cccc - Bits 3. Signalling False Signalling True T T T T ST Signalling 1000 =|F|F| SF **FSAF** SAF Signalling 8 SAT Always False Always True Greater Than or Not Greater Than or Less Than or Equal 9 1001 F NGLE **FSUN** SUN Less Than or Equal GLE **FSOR** SOR Signalling Signalling Unordered Ordered Signalling Not Equal Signalling Equal Signalling UnorcompareSignalling-Ordered Signalling 10 1010 |F|T SEQ **FSEQ** SEQ T | T | F | T | SNE | FSUNE | SUNE compareSignalling Equal dered or Not NotEqual Equal Equal Greater Than or Not Greater Than or Less Than Less Than Signalling TITIFIFIGL 11 1011 NGL FSUEQ SUEQ **FSNE** SNE (signalling) Signalling Unordered Ordered or Equal Not Equal Not Less Than yes Less Than Signalling compareSignallingNot-Ordered Signalling compareSignallingLess 12 1100 |T|F LT **FSLT** SLT T | F | T | T | NLT SUGE Unordered or Less Greater Than or NOT(<) Less Than Equal Not Greater Than or Equal compareSignalling-Signalling Ordered compareSignalling-Unordered or Less r|F|T|F**|**GE T F **FSULT** SULT SOGE 13 1101 NGE LessUnordered Greater Than or GreaterEqual NOT(>=)Equal Than >=, ≥ Not Less Than or Less Than or Equal compareSignallingcompareSignalling-Equal Ordered Signalling T F F T NLE 1110 LE **FSLE** SLE SUGT 14 LessEqual GreaterUnordered Signalling Unordered Less Than or Equal <=, ≤ NOT(<=) or Greater Than Not Greater Than Signalling Unordered compareSignalling-Greater Than compareSignalling-15 1111 NGT FSULE SULE T|F|F|F|GT SOG1 NotGreater Signalling Ordered Greater or Less Than or NOT(>) Greater Than Equal

### **Restrictions:**

# **Operation:**

```
if SNaN(ValueFPR(fs, fmt)) or SNaN(ValueFPR(ft, fmt)) or
    {\tt QNaN}\,({\tt ValueFPR}\,({\tt fs},\ {\tt fmt})\,)\ {\tt or}\ {\tt QNaN}\,({\tt ValueFPR}\,({\tt ft},\ {\tt fmt})\,)
then
    less ← false
    equal ← false
    unordered ← true
    if (SNaN(ValueFPR(fs,fmt)) or SNaN(ValueFPR(ft,fmt))) or
         (cond_3 \text{ and } (QNaN(ValueFPR(fs,fmt))) \text{ or } QNaN(ValueFPR(ft,fmt)))) \text{ then }
             SignalException(InvalidOperation)
    endif
    else
         less \leftarrow ValueFPR(fs, fmt) <_{fmt} ValueFPR(ft, fmt)
         equal \leftarrow ValueFPR(fs, fmt) = fmt ValueFPR(ft, fmt)
         unordered \leftarrow false
    endif
    \texttt{condition} \; \leftarrow \; \texttt{cond}_4 \; \texttt{xor} \; \; (
             (cond<sub>2</sub> and less)
             or (cond_1 \text{ and equal})
             or (cond_0 \text{ and unordered}) )
    StoreFPR (fd, fmt, ExtendBit.fmt(condition))
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation



Format: COP2 func MIPS32

**Purpose:** Coprocessor Operation to Coprocessor 2

To perform an operation to Coprocessor 2.

**Description:** CoprocessorOperation(2, cofun)

An implementation-dependent operation is performed to Coprocessor 2, with the *cofun* value passed as an argument. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor conditions, but does not modify state within the processor. Details of coprocessor operation and internal state are described in the documentation for each Coprocessor 2 implementation.

### **Restrictions:**

# **Operation:**

CoprocessorOperation(2, cofun)

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

31	26	25 21	20 16	15 11	1 10	6	5	0
SPECIAL3 011111		rs	rt	00000	000	SZ	CRC 001111	
6		5	5	5	3	2	6	

Format: CRC32B, CRC32H, CRC32W

CRC32B rt, rs, rt CRC32H rt, rs, rt CRC32W rt, rs, rt MIPS32 Release 6 MIPS32 Release 6 MIPS32 Release 6

**Purpose:** Generate CRC with reversed polynomial 0xEDB88320

**Description:** GPR [rt] ← CRC32 (GRP [rs], GPR [rt])

CRC32B/H/W generates a 32-bit Cyclic Redundancy Check (CRC) value based on the reversed polynomial 0xEDB88320. The new 32-bit CRC value is generated with a cumulative 32-bit CRC value input as GPR[rt] and a byte or half-word or word message right-justified in GPR[rs]. The message size is encoded in field sz of the instruction.

The generated value overwrites the input CRC value in GPR[rt], as the original value is considered redundant once the cumulative CRC value is re-generated with the additional message. More importantly, source-destroying definition of the CRC instruction allows the instruction to be included in a loop without having to move the destination to the source for the next iteration of the instruction.

The CRC32B/H/W instruction does not pad the input message. It is software's responsibility to ensure the input message, whether byte, half-word, word or double-word is fully-defined, otherwise the result is UNPREDICTABLE and thus unusable.

The reversed polynomial is a 33-bit polynomial of degree 32. Since the coefficient of most significance is always 1, it is dropped from the 32-bit binary number, as per standard representation. The order of the remaining coefficients increases from right to left in the binary representation.

Since the CRC is processed more than a bit at a time, the order of bits in the data elements of size byte, half-word, word or double-word is important. The specification assumes support for an "lsb-first" (little-endian) standard, and thus coefficients of polynomial terms that represent the message must be ordered from right to left in order of decreasing significance.

The specification of the CRC instruction assumes the following in regards to a message of arbitrary length whose 32-bit CRC value is to be generated. The message itself is a polynomial represented by binary coefficients of each term of the polynomial.

- The message is a sequence of bytes or half-words or words as per use case. The appropriate instruction is chosen.
- For each message element of size byte/half-word/word/double-word, the least-significant bit corresponds to the
  most significant coefficient, and significance decreases from right to left.
- Message elements themselves must be processed in order of decreasing significance, with reference to coefficients of the terms of the polynomial the message represents.
- The polynomial is thus reversed to match the order of coefficients for the message of arbitrary length.
- The resultant CRC is also a polynomial whose coefficients are arranged in decreasing significance from right to left.

The typical use of CRC is to generate a checksum to accompany a message that is transmitted electronically in order to detect transmission errors at the receiving end. If the message is considered to be a polynomial, the coefficient of the most-significant term is transmitted first followed by remaining bits in order of decreasing significance, followed by the 32-bit CRC. The specification for these CRC instruction is thus most appropriate for standards that transmit least significant bit of data first (little-endian), such as IEEE 802 Ethernet. The least-significant bit of data conveniently maps to the coefficient of the most-significant term of the message polynomial.

### **Restrictions:**

No data-dependent exceptions are possible.

# Operation:

```
if (Config5_{CRCP} = 0) then
   SignalException (ReservedInstruction)
endif
if (sz = 0b00) then
   temp \leftarrow CRC32 (GPR[rt], GPR[rs], 1, 0xEDB88320)
else if (sz = 0b01) then
   temp ← CRC32(GPR[rt], GPR[rs], 2, 0xEDB88320)
else if (sz = 0b10) then
   temp ← CRC32(GPR[rt], GPR[rs], 4, 0xEDB88320)
else if (sz = 0b11) then
          SignalException (ReservedInstruction)
endif
GPR[rt] \leftarrow temp
// Bit oriented definition of CRC32 function
function CRC32 (value, message, numbytes, poly)
   # value - right-justified current 32-bit CRC value
   # message - right-justified byte/half-word/word message
   # numbytes - size of message in bytes: byte/half-word/word
   # poly - 32-bit reversed polynomial
   value ← value xor {(32-(numbytes*8))'b0, message}
   for (i=0; i<numbytes*8; i++)</pre>
       if (value and 0d1) then // check most significant coefficient
          value \leftarrow (value >> 1) xor poly
       else
          value \leftarrow (value >> 1)
       endif
   endfor
   return value
endfunction
```

# **Exceptions:**

Reserved Instruction Exception

### **Restriction:**

These instructions are implemented in Release 6 only if CPO Config5<sub>CRCP</sub> is set to 1.

# **Programing Notes:**

When calculating CRC, it is recommended that the initial value of GPR[rt] be all ones, when the CRC instruction is the first in the sequence to be referenced. This allows the CRC to differentiate between actual leading zeroes in the

message element, and zeros added by transmission errors. The initial all one's value makes no difference to the CRC calculation as long as both sender and receiver use the same assumption on the initial value, to generate and check respectively.

If the order of bits in bytes assumes most-significant bit first, then Release 6 BITSWAP can be used to reverse the order of bits in order to operate with these instructions. However BITSWAP would only apply to byte messages.

CRC32B/H/Winstructions are interchangeable: a series of low-order CRC instructions can be reduced to a series of high-order CRC32H operations, to increase throughput of the overall CRC generation process. The process of doing this will add trailing zeroes to the message for which CRC is being generated, since the data element is now larger, however, this will not change the CRC value that is generated. It is the original message that must be transmitted along with the CRC, without the trailing zeroes.

In pseudo-assembly, the following sequence of byte CRC operations may be used to generate a cumulative CRC value. (Pseudo-assembly is used to clearly indicate terms which need to be modified for interchangeability.)

This is equivalent to the sequence of word CRC operations. The simple example assumes some multiple of 4 bytes are processed.

```
for (i=0; i < byte_cnt/4; i++) 1\underline{w} \$2, \ 0 (\$4) \qquad // \ \text{read message words} \text{crc32}\underline{w} \$3, \$2, \$3 add \$4, \$4, 4 \qquad // \ \text{increment word memory address by 4} endfor
```

The throughput is thus increased by a multiple of 4 as only a quarter of the byte oriented operations occur.

	31	26	25 21	20 16	15 11	10	6	5	0
	SPECIAL3 011111		rs	rt	00000	001	sz	CRC 001111	
_	6		5	5	5	3	2	6	

Format: CRC32CB, CRC32CH, CRC32CW

CRC32CB rt, rs, rt CRC32CH rt, rs, rt CRC32CW rt, rs, rt MIPS32 Release 6 MIPS32 Release 6 MIPS32 Release 6

Purpose: Generate CRC with reversed polynomial 0x82F63B78

**Description:** GPR [rt] ← CRC32C (GRP [rs], GPR [rt])

CRC32CB/H/W generates a 32-bit Cyclic Redundancy Check (CRC) value based on the reversed polynomial 0x82F63B78 (Castagnoli). The new 32-bit CRC value is generated with a cumulative 32-bit CRC value input as GPR[rt] and a byte or half-word or word message right-justified in GPR[rs]. The message size is encoded in field sz of the instruction.

The generated value overwrites the input CRC value in GPR[rt], as the original value is considered redundant once the cumulative CRC value is re-generated with the additional message. More importantly, source-destroying definition of the CRC instruction allows the instruction to be included in a loop without having to move the destination to the source for the next iteration of the instruction.

The CRC32CB/H/W instruction does not pad the input message. It is software's responsibility to ensure the input message, whether byte, half-word, word or double-word is fully-defined, otherwise the result is UNPREDICTABLE and thus unusable.

The reversed polynomial is a 33-bit polynomial of degree 32. Since the coefficient of most significance is always 1, it is dropped from the 32-bit binary number, as per standard representation. The order of the remaining coefficients increases from right to left in the binary representation.

Since the CRC is processed more than a bit at a time, the order of bits in the data elements of size byte, half-word, word or double-word is important. The specification assumes support for an "lsb-first" (little-endian) standard, and thus coefficients of polynomial terms that represent the message must be ordered from right to left in order of decreasing significance.

The specification of the CRC instruction assumes the following in regards to a message of arbitrary length whose 32-bit CRC value is to be generated. The message itself is a polynomial represented by binary coefficients of each term of the polynomial.

- The message is a sequence of bytes or half-words or words as per use case. The appropriate instruction is chosen.
- For each message element of size byte/half-word/word/double-word, the least-significant bit corresponds to the most significant coefficient, and significance decreases from right to left.
- Message elements themselves must be processed in order of decreasing significance, with reference to coefficients of the terms of the polynomial the message represents.
- The polynomial is thus reversed to match the order of coefficients for the message of arbitrary length.
- The resultant CRC is also a polynomial whose coefficients are arranged in decreasing significance from right to left.

The typical use of CRC is to generate a checksum to accompany a message that is transmitted electronically in order to detect transmission errors at the receiving end. If the message is considered to be a polynomial, the coefficient of the most-significant term is transmitted first followed by remaining bits in order of decreasing significance, followed by the 32-bit CRC. The specification for these CRC instruction is thus most appropriate for standards that transmit least significant bit of data first (little-endian), such as IEEE 802 Ethernet. The least-significant bit of data conveniently maps to the coefficient of the most-significant term of the message polynomial.

### **Restrictions:**

No data-dependent exceptions are possible.

# Operation:

```
if (Config5_{CRCP} = 0) then
   SignalException (ReservedInstruction)
endif
if (sz = 0b00) then
   temp \leftarrow CRC32(GPR[rt], GPR[rs], 1, 0x82F63B78)
else if (sz = 0b01) then
   temp \leftarrow CRC32 (GPR[rt], GPR[rs], 2, 0x82F63B78)
else if (sz = 0b10) then
   temp \leftarrow CRC32(GPR[rt], GPR[rs], 4, 0x82F63B78)
else if (sz = 0b11) then
          SignalException (ReservedInstruction)
endif
GPR[rt] \leftarrow temp
// Bit oriented definition of CRC32 function
function CRC32 (value, message, numbytes, poly)
   # value - right-justified current 32-bit CRC value
   # message - right-justified byte/half-word/word message
   # numbytes - size of message in bytes: byte/half-word/word
   # poly - 32-bit reversed polynomial
   value ← value xor {(32-(numbytes*8))'b0, message}
   for (i=0; i<numbytes*8; i++)</pre>
       if (value and 0d1) then // check most significant coefficient
          value \leftarrow (value >> 1) xor poly
       else
          value \leftarrow (value >> 1)
       endif
   endfor
   return value
endfunction
```

# **Exceptions:**

Reserved Instruction Exception

### **Restriction:**

These instructions are implemented in Release 6 only if CP0 Config5<sub>CRCP</sub> is set to 1.

# **Programing Notes:**

When calculating CRC, it is recommended that the initial value of GPR[rt] be all ones, when the CRC instruction is the first in the sequence to be referenced. This allows the CRC to differentiate between actual leading zeroes in the

message element, and zeros added by transmission errors. The initial all one's value makes no difference to the CRC calculation as long as both sender and receiver use the same assumption on the initial value, to generate and check respectively.

If the order of bits in bytes assumes most-significant bit first, then Release 6 BITSWAP can be used to reverse the order of bits in order to operate with these instructions. However BITSWAP would only apply to byte messages.

CRC32CB/H/Winstructions are interchangeable: a series of low-order CRC instructions can be reduced to a series of high-order CRC32CH operations, to increase throughput of the overall CRC generation process. The process of doing this will add trailing zeroes to the message for which CRC is being generated, since the data element is now larger, however, this will not change the CRC value that is generated. It is the original message that must be transmitted along with the CRC, without the trailing zeroes.

In pseudo-assembly, the following sequence of byte CRC operations may be used to generate a cumulative CRC value. (Pseudo-assembly is used to clearly indicate terms which need to be modified for interchangeability.)

This is equivalent to the sequence of word CRC operations. The simple example assumes some multiple of 4 bytes are processed.

```
for (i=0; i < byte_cnt/4; i++)  1\underline{w} \ \$2, \ 0\,(\$4) \qquad // \ \text{read message words}   \text{crc32c}\underline{w} \ \$3, \ \$2, \ \$3  add \$4, \ \$4, \ 4 \qquad // \ \text{increment word memory address by 4}  endfor
```

The throughput is thus increased by a multiple of 4 as only a quarter of the byte oriented operations occur.

31	26	25 21	20 16	15	11	10	0
COP1 010001		CT 00110	rt	fs		0 000 0000 0000	
6		5	5	5		11	

Format: CTC1 rt, fs MIPS32

**Purpose:** Move Control Word to Floating Point

To copy a word from a GPR to an FPU control register.

**Description:** FP Control[fs] ← GPR[rt]

Copy the low word from GPR rt into the FP (coprocessor 1) control register indicated by fs.

Writing to the floating point *Control/Status* register, the *FCSR*, causes the appropriate exception if any *Cause* bit and its corresponding *Enable* bit are both set. The register is written before the exception occurs. Writing to *FEXR* to set a cause bit whose enable bit is already set, or writing to *FENR* to set an enable bit whose cause bit is already set causes the appropriate exception. The register is written before the exception occurs and the *EPC* register contains the address of the CTC1 instruction.

The definition of this instruction has been extended in Release 5 to support user mode read and write of  $Status_{FR}$  under the control of  $Config5_{UFR}$ . This optional feature is meant to facilitate transition from FR=0 to FR=1 floating-point register modes in order to obsolete FR=0 mode in a future architecture release. User code may set and clear  $Status_{FR}$  without kernel intervention, providing kernel explicitly provides permission.

This UFR facility is not supported in Release 6 since Release 6 only allows FR=1 mode. Accessing the UFR and UNFR registers causes a Reserved Instruction exception in Release 6 since  $FIR_{UFRP}$  is always 0.

The definition of this instruction has been extended in Release 6 to allow user code to read and modify the  $Config5_{FRE}$  bit. Such modification is allowed when this bit is present (as indicated by  $FIR_{UFRP}$ ) and user mode modification of the bit is enabled by the kernel (as indicated by  $Config5_{UFE}$ ). Setting  $Config5_{FRE}$  to 1 causes all floating point instructions which are not compatible with FR=1 mode to take an Reserved Instruction exception. This makes it possible to run pre-Release 6 FR=0 floating point code on a Release 6 core which only supports FR=1 mode, provided the kernel has been set up to trap and emulate FR=0 behavior for these instructions. These instructions include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and MFC1 instructions.

The FRE facility uses COP1 register aliases FRE and NFRE to access Config5<sub>FRE</sub>.

#### **Restrictions:**

There are a few control registers defined for the floating point unit. Prior to Release 6, the result is **UNPREDICT-ABLE** if *fs* specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if *fs* specifies a register that does not exist.

Furthermore, the result is **UNPREDICTABLE** if *fd* specifies the UFR, UNFR, FRE and NFRE aliases, with *fs* anything other than 00000, GPR[0]. Release 6 implementations and later are required to produce a Reserved Instruction exception; software must assume it is **UNPREDICTABLE**.

# **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow \text{GPR[rt]}_{31..0} \\ \text{if (fs = 1 or fs = 4) then} \\ \text{/* clear UFR or UNFR(CP1 Register 1)*/} \\ \text{if Config}_{AR} \geq 2 \text{ SignalException(ReservedInstruction) /* Release 6 traps */ endifference of the content of th
```

```
if not Config5<sub>IFR</sub> then SignalException(ReservedInstruction) endif
    if not (rt = 0 and FIR_{UFRP}) then UNPREDICTABLE /*end of instruction*/ endif
    if fs = 1 then Status_{FR} \leftarrow 0
    elseif fs = 4 then Status_{FR} \leftarrow 1
    else /* cannot happen */
elseif fs=5 then /* user write of 1 to FRE, if permitted */
    if Config_{AR} \le 2 then UNPREDICTABLE
        if rt \neq 0 then SignalException(ReservedInstruction) endif
        if not Config5<sub>UFR</sub> then SignalException(ReservedInstruction) endif
        Config5_{UFR} \leftarrow 0
elseif fs=6 then /* user write of 0 to FRE, if permitted (NFRE alias) */
    if Config_{AR} \le 2 then UNPREDICTABLE
    else
        if rt \neq 0 then SignalException(ReservedInstruction) endif
        if not Config5<sub>UFR</sub> then SignalException(ReservedInstruction) endif
        Config5<sub>UFR</sub> \leftarrow 1
    endif
elseif fs = 25 then /* FCCR */
    if temp_{31..8} \neq 0^{24} then
        UNPREDICTABLE
    else
        FCSR \leftarrow temp_{7...1} \mid \mid FCSR_{24} \mid \mid temp_{0} \mid \mid FCSR_{22...0}
elseif fs = 26 then /* FEXR */
    if temp_{31...18} \neq 0 or temp_{11...7} \neq 0 or temp_{2...0} \neq 0then
        UNPREDICTABLE
    else
        FCSR \leftarrow FCSR_{31...18} \mid \mid temp_{17...12} \mid \mid FCSR_{11...7} \mid \mid
        temp_{6...2} \mid FCSR_{1...0}
elseif fs = 28 then /* FENR */
    if temp_{31..12} \neq 0 or temp_{6..3} \neq 0 then
        UNPREDICTABLE
    else
        FCSR \leftarrow FCSR_{31..25} \mid \mid temp_2 \mid \mid FCSR_{23..12} \mid \mid temp_{11..7}
        \parallel FCSR<sub>6...2</sub> \parallel temp<sub>1...0</sub>
elseif fs = 31 then /* FCSR */
    if (FCSR_{Impl} \text{ field is not implemented}) and (temp_{22...18} \neq 0) then
        UNPREDICTABLE
    elseif (FCSR _{\text{Impl}} field is implemented) and \text{temp}_{\text{20..18}} \neq \text{0} then
        UNPREDICTABLE
    else
        FCSR ← temp
    endif
else
    if Config2_{AR} \ge 2 SignalException(ReservedInstruction) /* Release 6 traps */
    endif
    UNPREDICTABLE
endif
CheckFPException()
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation, Division-by-zero, Inexact, Overflow, Underflow

# **Historical Information:**

For the MIPS I, II and III architectures, the contents of floating point control register fs are **UNPREDICTABLE** for the instruction immediately following CTC1.

MIPS V and MIPS32 introduced the three control registers that access portions of *FCSR*. These registers were not available in MIPS I, II, III, or IV.

MIPS32 Release 5 introduced the UFR and UNFR register aliases that allow user level access to Status<sub>FR</sub>.

MIPS32 Release 6 introduced the FRE and NFRE register aliases that allow user to cause traps for FR=0 mode emulation.

31	26	25 21	20 16	15 11	10	Э
COP2 010010		CT 00110	rt		Impl	
6		5	5		16	

Format: CTC2 rt, Impl MIPS32

The syntax shown above is an example using CTC1 as a model. The specific syntax is implementation dependent.

**Purpose:** Move Control Word to Coprocessor 2

To copy a word from a GPR to a Coprocessor 2 control register.

**Description:** CP2CCR[Impl] ← GPR[rt]

Copy the low word from GPR *rt* into the Coprocessor 2 control register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

# **Restrictions:**

The result is **UNPREDICTABLE** if *rd* specifies a register that does not exist.

# **Operation:**

```
temp ← GPR[rt]
CP2CCR[Impl] ← temp
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

31	26	25	21	20 16	15	11	10	6	5		0
COP1 010001		fmt		0 00000		fs	fd			CVT.D 100001	
6		5		5		5	5			6	

Format: CVT.D.fmt

CVT.D.S fd, fs CVT.D.W fd, fs CVT.D.L fd, fs MIPS32 MIPS32

MIPS32 Release 2

Purpose: Floating Point Convert to Double Floating Point

To convert an FP or fixed point value to double FP.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in double floating point format and rounded according to the current rounding mode in FCSR. The result is placed in FPR fd. If fmt is S or W, then the operation is always exact.

### **Restrictions:**

The fields fs and fd must specify valid FPRs, fs for type fmt and fd for double floating point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

For CVT.D.L, the result of this instruction is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model.

# **Operation:**

```
StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation, Inexact

31	26	25	21	20 16	15	11	10 6	5	0	)
COP1 010001		fmt		0 00000	fs		fd		CVT.L 100101	
6		5		5	5		5		6	

Format: CVT.L.fmt

CVT.L.S fd, fs CVT.L.D fd, fs MIPS32 Release 2 MIPS32 Release 2

Purpose: Floating Point Convert to Long Fixed Point

To convert an FP value to a 64-bit fixed point.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

Convert the value in format *fmt* in FPR *fs* to long fixed point format and round according to the current rounding mode in *FCSR*. The result is placed in FPR *fd*.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to fd. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs, fs for type fmt and fd for long fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

# **Operation:**


```
StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact,



Format: CVT.PS.S fd, fs, ft


MIPS32 Release 2, removed in Release 6

Purpose: Floating Point Convert Pair to Paired Single

To convert two FP values to a paired single value.

**Description:**  $FPR[fd] \leftarrow FPR[fs]_{31..0} \mid \mid FPR[ft]_{31..0}$ 

The single-precision values in FPR fs and ft are written into FPR fd as a paired-single value. The value in FPR fs is written into the upper half, and the value in FPR ft is written into the lower half.



CVT.PS.S is similar to PLL.PS, except that it expects operands of format S instead of PS.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

# **Restrictions:**

The fields fs and ft must specify FPRs valid for operands of type S. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *S*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**


StoreFPR(fd, S, ValueFPR(fs,S) | ValueFPR(ft,S))

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Invalid Operation, Unimplemented Operation



Format: CVT.S.PL fd, fs

MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Convert Pair Lower to Single Floating Point

To convert one half of a paired single FP value to single FP.

**Description:**  $FPR[fd] \leftarrow FPR[fs]_{31..0}$ 

The lower paired single value in FPR fs, in format PS, is converted to a value in single floating point format. The result is placed in FPR fd. This instruction can be used to isolate the lower half of a paired single value.

The operation is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

### **Restrictions:**

The fields fs and fd must specify valid FPRs—fs for type PS and fd for single floating point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PL is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

This instruction has been removed in Release 6.


# **Operation:**

```
StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PL, S))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**



Format: CVT.S.PU fd, fs

MIPS32 Release 2, , removed in Release 6

Purpose: Floating Point Convert Pair Upper to Single Floating Point

To convert one half of a paired single FP value to single FP

**Description:**  $FPR[fd] \leftarrow FPR[fs]_{63...32}$ 

The upper paired single value in FPR fs, in format PS, is converted to a value in single floating point format. The result is placed in FPR fd. This instruction can be used to isolate the upper half of a paired single value.

The operation is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

### **Restrictions:**

The fields fs and fd must specify valid FPRs—fs for type PS and fd for single floating point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *PS*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of CVT.S.PU is **UNPREDICTABLE** if the processor is executing the *FR*=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU

### **Availability and Compatibility:**

This instruction was removed in Release 6.

# Operation:

```
StoreFPR (fd, S, ConvertFmt(ValueFPR(fs, PS), PU, S))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0 00000	fs	fd	CVT.S 100000
6		5	5	5	5	6

Format: CVT.S.fmt

CVT.S.D fd, fs CVT.S.W fd, fs CVT.S.L fd, fs MIPS32 MIPS32 MIPS32 Release 2

Purpose: Floating Point Convert to Single Floating Point

To convert an FP or fixed point value to single FP.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in single floating point format and rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

### **Restrictions:**

The fields fs and fd must specify valid FPRs—fs for type fmt and fd for single floating point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

For CVT.S.L, the result of this instruction is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU.

# **Operation:**

```
StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact, Overflow, Underflow

31	26	25 21	20	16	15	11	10	6	5	0
COP1 010001		fmt		0 00000	fs		fd		CVT.W 100100	
6		5		5	5		5		6	

Format: CVT.W.fmt

CVT.W.S fd, fs CVT.W.D fd, fs MIPS32 MIPS32

**Purpose:** Floating Point Convert to Word Fixed Point

To convert an FP value to 32-bit fixed point.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 32-bit word fixed point format and rounded according to the current rounding mode in FCSR. The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for word fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

# **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```


### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact

DDIV Doubleword Divide



Format: DDIV rs, rt

MIPS64, removed in Release 6

**Purpose:** Doubleword Divide To divide 64-bit signed integers.

**Description:** (LO, HI) ← GPR[rs] / GPR[rt]

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as signed values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

### **Restrictions:**

If the divisor in GPR rt is zero, the arithmetic result value is **UNPREDICTABLE**.

# Availability and Compatibility:

This instruction has been removed in Release 6.

# Operation:

```
LO ← GPR[rs] div GPR[rt]
HI ← GPR[rs] mod GPR[rt]
```

# **Exceptions:**


Reserved Instruction

# **Programming Notes:**

See "Programming Notes" for the DIV instruction.

# **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.



Format: DDIVU rs, rt

MIPS64, removed in Release 6

Purpose: Doubleword Divide Unsigned

To divide 64-bit unsigned integers.

```
Description: (LO, HI) ← GPR[rs] / GPR[rt]
```

The 64-bit doubleword in GPR *rs* is divided by the 64-bit doubleword in GPR *rt*, treating both operands as unsigned values. The 64-bit quotient is placed into special register *LO* and the 64-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

### **Restrictions:**

If the divisor in GPR rt is zero, the arithmetic result value is **UNPREDICTABLE**.

# Availability and Compatibility:

This instruction has been removed in Release 6.

# Operation:

```
\begin{array}{l} q \leftarrow \text{(0 || GPR[rs]) div (0 || GPR[rt])} \\ r \leftarrow \text{(0 || GPR[rs]) mod (0 || GPR[rt])} \\ \text{LO} \leftarrow q_{63..0} \\ \text{HI} \leftarrow r_{63..0} \end{array}
```

# **Exceptions:**

Reserved Instruction

# **Programming Notes:**

See "Programming Notes" for the DIV instruction.

# **Historical Perspective:**

In MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

31	26	25	24 6	5	0
COP0 010000		CO 1	0 000 0000 0000 0000 0000		DERET 011111
6		1	19	1	6

Format: DERET EJTAG

**Purpose:** Debug Exception Return To Return from a debug exception.

# **Description:**

DERET clears execution and instruction hazards, returns from Debug Mode and resumes non-debug execution at the instruction whose address is contained in the *DEPC* register. DERET does not execute the next instruction (i.e. it has no delay slot).

### **Restrictions:**

A DERET placed between an LL and SC instruction does not cause the SC to fail.

If the *DEPC* register with the return address for the DERET was modified by an MTC0 or a DMTC0 instruction, a CP0 hazard exists that must be removed via software insertion of the appropriate number of SSNOP instructions (for implementations of Release 1 of the Architecture) or by an EHB, or other execution hazard clearing instruction (for implementations of Release 2 of the Architecture).

DERET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the DERET returns.

This instruction is legal only if the processor is executing in Debug Mode.

Pre-Release 6: The operation of the processor is **UNDEFINED** if a DERET is executed in the delay slot of a branch or jump instruction.

Release 6 implementations are required to signal a Reserved Instruction exception if DERET is encountered in the delay slot or forbidden slot of a branch or jump instruction.

# **Operation:**

```
\begin{split} & \text{Debug}_{\text{DM}} \leftarrow \text{0} \\ & \text{Debug}_{\text{IEXI}} \leftarrow \text{0} \\ & \text{if IsMIPS16Implemented()} \mid (\text{Config3}_{\text{ISA}} > \text{0}) \text{ then} \\ & \text{PC} \leftarrow \text{DEPC}_{31..1} \mid \mid \text{0} \\ & \text{ISAMode} \leftarrow \text{DEPC}_{0} \\ & \text{else} \\ & \text{PC} \leftarrow \text{DEPC} \\ & \text{endif} \\ & \text{ClearHazards()} \end{split}
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

DI Disable Interrupts

31	26	25	21	20	16	15	11	10	6	5	4	3	2	0
_	OP0 00 00		MFMC0 01 011	rt		12 0110 0		0 000 00		sc 0	0	0	000	
	6	•	5	5		5		5		1	2	,	3	

Format: DI MIPS32 Release 2
DI rt MIPS32 Release 2

**Purpose:** Disable Interrupts

To return the previous value of the *Status* register and disable interrupts. If DI is specified without an argument, GPR r0 is implied, which discards the previous value of the *Status* register.

```
Description: GPR[rt] \leftarrow Status; Status_{IE} \leftarrow 0
```

The current value of the *Status* register is loaded into general register *rt*. The Interrupt Enable (IE) bit in the *Status* register is then cleared.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

# **Operation:**

This operation specification is for the general interrupt enable/disable operation, with the sc field as a variable. The individual instructions DI and EI have a specific value for the sc field.

```
\begin{array}{l} \text{data} \leftarrow \text{Status} \\ \text{GPR[rt]} \leftarrow \text{data} \\ \text{Status}_{\text{IE}} \leftarrow \text{0} \end{array}
```

# **Exceptions:**

Coprocessor Unusable


Reserved Instruction (Release 1 implementations)

# **Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading *Status* into a GPR, clearing the IE bit, and writing the result back to *Status*. Unlike the multiple instruction sequence, however, the DI instruction cannot be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the *Status* register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.

DIV Divide Word



Format: DIV rs, rt MIPS32, removed in Release 6

Purpose: Divide Word

To divide a 32-bit signed integers.

**Description:** (HI, LO) ← GPR[rs] / GPR[rt]

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as signed values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder isplaced into special register *HI*.

No arithmetic exception occurs under any circumstances.

### **Restrictions:**

If the divisor in GPR rt is zero, the arithmetic result value is **UNPREDICTABLE**.

# **Availability and Compatibility:**

DIV has been removed in Release 6 and has been replaced by DIV and MOD instructions that produce only quotient and remainder, respectively. Refer to the Release 6 introduced 'DIV' and 'MOD' instructions in this manual for more information. This instruction remains current for all release levels lower than Release 6 of the MIPS architecture.

### **Operation:**

```
q \leftarrow GPR[rs]<sub>31..0</sub> div GPR[rt]<sub>31..0</sub>
LO \leftarrow q
r \leftarrow GPR[rs]<sub>31..0</sub> mod GPR[rt]<sub>31..0</sub>
```

# **Exceptions:**

None

# **Programming Notes:**

No arithmetic exception occurs under any circumstances. If divide-by-zero or overflow conditions are detected and some action taken, then the divide instruction is followed by additional instructions to check for a zero divisor and/or for overflow. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overflow is either a convention within the program itself, or within the system software. A possibility is to take a BREAK exception with a *code* field value to signal the problem to the system software.

As an example, the C programming language in a UNIX® environment expects division by zero to either terminate the program or execute a program-specified signal handler. C does not expect overflow to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected.

By default, most compilers for the MIPS architecture emits additional instructions to check for the divide-by-zero and overflow cases when this instruction is used. In many compilers, the assembler mnemonic "DIV r0, rs, rt" can be used to prevent these additional test instructions to be emitted.

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are

DIV Divide Word

ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

# **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

DIV Divide Word

31	2	6	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000		rs	rt	rd	DIV 00010	SOP32 011010
	SPECIAL 000000		rs	rt	rd	MOD 00011	SOP32 011010
	SPECIAL 000000		rs	rt	rd	DIVU 00010	SOP33 011011
	SPECIAL 000000		rs	rt	rd	MODU 00011	SOP33 011011
	6		Б	5	5	5	6

Format: DIV MOD DIVU MODU

DIV rd,rs,rt
MOD rd,rs,rt
DIVU rd,rs,rt
MODU rd,rs,rt

MIPS32 Release 6 MIPS32 Release 6 MIPS32 Release 6 MIPS32 Release 6

**Purpose:** Divide Integers (with result to GPR)

DIV: Divide Words Signed MOD: Modulo Words Signed DIVU: Divide Words Unsigned MODU: Modulo Words Unsigned

# **Description:**

```
DIV: GPR[rd] \leftarrow ( divide.signed( GPR[rs], GPR[rt] ) MOD: GPR[rd] \leftarrow ( modulo.signed( GPR[rs], GPR[rt] ) DIVU: GPR[rd] \leftarrow ( divide.unsigned( GPR[rs], GPR[rt] ) MODU: GPR[rd] \leftarrow ( modulo.unsigned( GPR[rs], GPR[rt] )
```

The Release 6 divide and modulo instructions divide the operands in GPR rs and GPR rt, and place the quotient or remainder in GPR rd.

For each of the div/mod operator pairs DIV/M OD, DIVU/MODU, the results satisfy the equation (A div B) \*B + (A mod B) = A, where (A mod B) has same sign as the dividend A, and abs (A mod B) < abs (B). This equation uniquely defines the results.

NOTE: if the divisor B=0, this equation cannot be satisfied, and the result is UNPREDICTABLE. This is commonly called "truncated division".

DIV performs a signed 32-bit integer division, and places the 32-bit quotient result in the destination register.

MOD performs a signed 32-bit integer division, and places the 32-bit remainder result in the destination register. The remainder result has the same sign as the dividend.

DIVU performs an unsigned 32-bit integer division, and places the 32-bit quotient result in the destination register.

MODU performs an unsigned 32-bit integer division, and places the 32-bit remainder result in the destination register.

# Restrictions:

If the divisor in GPR rt is zero, the result value is UNPREDICTABLE.

### **Availability and Compatibility:**

These instructions are introduced by and required as of Release 6.

Release 6 divide instructions have the same opcode mnemonic as the pre-Release 6 divide instructions (DIV, DIVU). The instruction encodings are different, as are the instruction semantics: the Release 6 instruction produces only the quotient, whereas the pre-Release 6 instruction produces quotient and remainder in HI/LO registers respectively, and separate modulo instructions are required to obtain the remainder.

The assembly syntax distinguishes the Release 6 from the pre-Release 6 divide instructions. For example, Release 6 "DIV rd, rs, rt" specifies 3 register operands, versus pre-Release 6 "DIV rs, rt", which has only two register arguments, with the HI/LO registers implied. Some assemblers accept the pseudo-instruction syntax "DIV rd, rs, rt" and expand it to do "DIV rs, rt; MFHI rd". Phrases such as "DIV with GPR output" and "DIV with HI/LO output" may be used when disambiguation is necessary.

Pre-Release 6 divide instructions that produce quotient and remainder in the HI/LO registers produce a Reserved Instruction exception on Release 6. In the future, the instruction encoding may be reused for other instructions.

# **Programming Notes:**

Because the divide and modulo instructions are defined to not trap if dividing by zero, it is safe to emit code that checks for zero-divide after the divide or modulo instruction.

### Operation

### **Exceptions:**

No arithmetic exceptions occur. Division by zero produces an UNPREDICTABLE result.

DIV.fmt Floating Point Divide

31	26 2	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	ft	fs	fd	DIV 000011
6		5	5	5	5	6

Format: DIV.fmt

DIV.S fd, fs, ft
DIV.D fd, fs, ft
MIPS32
MIPS32

Purpose: Floating Point Divide

To divide FP values.

**Description:** FPR[fd] ← FPR[fs] / FPR[ft]

The value in FPR fs is divided by the value in FPR ft. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

# **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

# **Operation:**

```
StoreFPR (fd, fmt, ValueFPR(fs, fmt) / ValueFPR(ft, fmt))
```


# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Invalid Operation, Unimplemented Operation, Division-by-zero, Overflow, Underflow

DIVU Divide Unsigned Word



Format: DIVU rs, rt MIPS32, removed in Release 6

**Purpose:** Divide Unsigned Word To divide 32-bit unsigned integers

**Description:** (HI, LO) ← GPR[rs] / GPR[rt]

The 32-bit word value in GPR *rs* is divided by the 32-bit value in GPR *rt*, treating both operands as unsigned values. The 32-bit quotient is placed into special register *LO* and the 32-bit remainder is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

If the divisor in GPR rt is zero, the arithmetic result value is **UNPREDICTABLE**.

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

### **Operation:**

```
q ← (0 || GPR[rs]<sub>31..0</sub>) div (0 || GPR[rt]<sub>31..0</sub>)

r ← (0 || GPR[rs]<sub>31..0</sub>) mod (0 || GPR[rt]<sub>31..0</sub>)

LO ← sign_extend(q_{31..0})

HI ← sign extend(r_{31..0})
```

#### **Exceptions:**

None

### **Programming Notes:**

Pre-Release 6 instruction DIV has been removed in Release 6 and has been replaced by DIV and MOD instructions that produce only quotient and remainder, respectively. Refer to the Release 6 introduced 'DIV' and 'MOD' instructions in this manual for more information. This instruction remains current for all release levels lower than Release 6 of the MIPS architecture.

See "Programming Notes" for the DIV instruction.

## **Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is UNPREDICTABLE. Reads of the *HI* or *LO* special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.

DVP Disable Virtual Processor

31	26	25	21	20	16	15	11	10	6	5	4	3	2	0
COP0 010000		MFMC0 01011		rt		0 00000		0 00000		sc 1	0	0	4 100	
6		5		5		5		5		1	2	,	3	

Format: DVP rt MIPS32 Release 6

Purpose: Disable Virtual Processor

To disable all virtual processors in a physical core other than the virtual processor that issued the instruction.

**Description:** GPR[rt]  $\leftarrow$  VPControl; VPControl<sub>DIS</sub>  $\leftarrow$  1

Disabling a virtual processor means that instruction fetch is terminated, and all outstanding instructions for the affected virtual processor(s) must be complete before the DVP itself is allowed to retire. Any outstanding events such as hardware instruction or data prefetch, or page-table walks must also be terminated.

The DVP instruction has implicit SYNC(*stype*=0) semantics but with respect to the other virtual processors in the physical core.

After all other virtual processors have been disabled,  $VPControl_{DIS}$  is set. Prior to modification and if rt is non-zero, VPControl is written to GPR[rt]. If DVP is specified without rt, then rtmust be 0.

DVP may also take effect on a virtual processor that has executed a WAIT or a PAUSE instruction. If a virtual processor has executed a WAIT instruction, then it cannot resume execution on an interrupt until an EVP has been executed. If the EVP is executed before the interrupt arrives, then the virtual processor resumes in a state as if the DVP had not been executed, that is, it waits for the interrupt.

If a virtual processor has executed a PAUSE instruction, then it cannot resume execution until an EVP has been executed, even if LLbit is cleared. If an EVP is executed before the LLbit is cleared, then the virtual processor resumes in a state as if the DVP has not been executed, that is, it waits for the LLbit to clear.

The execution of a DVP must be followed by the execution of an EVP. The execution of an EVP causes execution to resume immediately—where applicable—on all other virtual processors, as if the DVP had not been executed. The execution is completely restorable after the EVP. If an event occurs in between the DVP and EVP that renders state of the virtual processor UNPREDICTABLE (such as power-gating), then the effect of EVP is UNPREDICTABLE.

DVP may only take effect if VPControl<sub>DTS</sub>=0. Otherwise it is treated as a NOP instruction.

If a virtual processor is disabled due to a DVP, then interrupts are also disabled for the virtual processor, that is, logically  $Status_{IE}$ =0.  $Status_{IE}$  for the target virtual processors though is not cleared though as software cannot access state on the virtual processors that have been disabled. Similarly, deferred exceptions will not cause a disabled virtual processor to be re-enabled for execution, at least until execution is re-enabled by the EVP instruction. The virtual processor that executes the DVP, however, continues to be interruptible.

In an implementation, the ability of a virtual processor to execute instructions may also be under control external to the physical core which contains the virtual processor. If disabled by DVP, a virtual processor must not resume fetch in response to the assertion of this external signal to enable fetch. Conversely, if fetch is disabled by such external control, then execution of EVP will not cause fetch to resume at a target virtual processor for which the control is deasserted.

This instruction never executes speculatively. It must be the oldest unretired instruction to take effect.

This instruction is only available in Release 6 implementations. For implementations that do not support multi-threading ( $Config5_{VP}=0$ ), this instruction must be treated as a NOP instruction.

# **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

DVP Disable Virtual Processor

In implementations prior to Release 6 of the architecture, this instruction resulted in a Reserved Instruction exception.

# **Operation:**

The pseudo-code below assumes that the DVP is executed by virtual processor 0, while the target virtual processor is numbered 'n', where n is each of all remaining virtual processors.

```
if (VPControl_{DIS} = 0)
          // Pseudo-code in italics provides recommended action wrt other VPs
          disable fetch(VPn) {
              if PAUSE(VPn) retires prior or at disable event
              then VPn execution is not resumed if LLbit is cleared prior to EVP
          disable_interrupt(VPn) {
              if WAIT(VPn) retires prior or at disable event
              then interrupts are ignored by VPn until EVP
          // DVP0 not retired until instructions for VPn completed
          while (VPn outstanding instruction)
              DVP0 unretired
          endwhile
          endif
data ← VPControl
GPR[rt] ← data
VPControl_{DIS} \leftarrow 1
```

# **Exceptions:**

Coprocessor Unusable

Reserved Instruction (pre-Release 6 implementations)

### **Programming Notes:**

DVP may disable execution in the target virtual processor regardless of the operating mode - kernel, supervisor, user. Kernel software may also be in a critical region, or in a high-priority interrupt handler when the disable occurs. Since the instruction is itself privileged, such events are considered acceptable.

Before executing an EVP in a DVP/EVP pair, software should first read VPControl<sub>DIS</sub>, returned by DVP, to determine whether the virtual processors are already disabled. If so, the DVP/EVP sequence should be abandoned. This step allows software to safely nest DVP/EVP pairs.

Privileged software may use DVP/EVP to disable virtual processors on a core, such as for the purpose of doing a cache flush without interference from other processes in a system with multiple virtual processors or physical cores.

DVP (and EVP) may be used in other cases such as for power-savings or changing state that is applicable to all virtual processors in a core, such as virtual processor scheduling priority, as described below:

```
11 t0 0(a0)
dvp    // disable all other virtual processors
pause    // wait for LLbit to clear
evp    // enable all othe virtual processors
```

DVP Disable Virtual Processor

```
11 t0 0(a0)
dvp    // disable all other virtual processors
<change core-wide state>
evp    // enable all othe virtual processors
```

EHB Execution Hazard Barrier

3	1 2	6 2	25 21	20 10	6 ′	15	11	10 6	3	5	0
	SPECIAL 000000		0 00000	0 00000		0 00000		3 00011		SLL 000000	
	6		5	5		5		5		6	

Format: EHB Assembly Idiom MIPS32 Release 2

Purpose: Execution Hazard Barrier

To stop instruction execution until all execution hazards have been cleared.

# **Description:**

EHB is used to denote execution hazard barrier. The actual instruction is interpreted by the hardware as SLL r0, r0, 3.

This instruction alters the instruction issue behavior on a pipelined processor by stopping execution until all execution hazards have been cleared. Other than those that might be created as a consequence of setting  $Status_{CU0}$ , there are no execution hazards visible to an unprivileged program running in User Mode. All execution hazards created by previous instructions are cleared for instructions executed immediately following the EHB, even if the EHB is executed in the delay slot of a branch or jump. The EHB instruction does not clear instruction hazards—such hazards are cleared by the JALR.HB, JR.HB, and ERET instructions.

#### **Restrictions:**

None

## **Operation:**

ClearExecutionHazards()

## **Exceptions:**

None

### **Programming Notes:**

In Release 2 implementations, this instruction resolves all execution hazards. On a superscalar processor, EHB alters the instruction issue behavior in a manner identical to SSNOP. For backward compatibility with Release 1 implementations, the last of a sequence of SSNOPs can be replaced by an EHB. In Release 1 implementations, the EHB will be treated as an SSNOP, thereby preserving the semantics of the sequence. In Release 2 implementations, replacing the final SSNOP with an EHB should have no performance effect because a properly sized sequence of SSNOPs will have already cleared the hazard. As EHB becomes the standard in MIPS implementations, the previous SSNOPs can be removed, leaving only the EHB.

El Enable Interrupts

31	26	25	21	20	16	15	11	10	6	5	4 3	3 :	2 0
	COP0 0100 00		MFMC0 01 011	rt		12 0110 0		0 000 00		sc 1	0 0		0000
	6		5	5		5		5		1	2		3

Format: EI MIPS32 Release 2
EI rt MIPS32 Release 2

**Purpose:** Enable Interrupts

To return the previous value of the *Status* register and enable interrupts. If EI is specified without an argument, GPR r0 is implied, which discards the previous value of the *Status* register.

**Description:**  $GPR[rt] \leftarrow Status; Status_{IE} \leftarrow 1$ 

The current value of the *Status* register is loaded into general register *rt*. The Interrupt Enable (*IE*) bit in the *Status* register is then set.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

# Operation:

This operation specification is for the general interrupt enable/disable operation, with the sc field as a variable. The individual instructions DI and EI have a specific value for the sc field.

```
\begin{array}{l} \text{data} \leftarrow \text{Status} \\ \text{GPR}[\text{rt}] \leftarrow \text{data} \\ \text{Status}_{\text{IE}} \leftarrow 1 \end{array}
```

## **Exceptions:**

Coprocessor Unusable


Reserved Instruction (Release 1 implementations)

### **Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading *Status* into a GPR, setting the *IE* bit, and writing the result back to *Status*. Unlike the multiple instruction sequence, however, the EI instruction cannot be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the Status register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.

ERET Exception Return



Format: ERET MIPS32

Purpose: Exception Return

To return from interrupt, exception, or error trap.

# **Description:**

ERET clears execution and instruction hazards, conditionally restores  $SRSCtl_{CSS}$  from  $SRSCtl_{PSS}$  in a Release 2 implementation, and returns to the interrupted instruction at the completion of interrupt, exception, or error processing. ERET does not execute the next instruction (that is, it has no delay slot).

#### **Restrictions:**

Pre-Release 6: The operation of the processor is **UNDEFINED** if an ERET is executed in the delay slot of a branch or jump instruction.

Release 6: Implementations are required to signal a Reserved Instruction exception if ERET is encountered in the delay slot or forbidden slot of a branch or jump instruction.

An ERET placed between an LL and SC instruction will always cause the SC to fail.

ERET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the ERET returns.

In a Release 2 implementation, ERET does not restore  $SRSCtl_{CSS}$  from  $SRSCtl_{PSS}$  if  $Status_{BEV} = 1$ , or if  $Status_{ERL} = 1$  because any exception that sets  $Status_{ERL}$  to 1 (Reset, Soft Reset, NMI, or cache error) does not save  $SRSCtl_{CSS}$  in  $SRSCtl_{PSS}$ . If software sets  $Status_{ERL}$  to 1, it must be aware of the operation of an ERET that may be subsequently executed.


#### **Operation:**

```
if Status_{ERL} = 1 then
    temp ← ErrorEPC
    Status_{ERL} \leftarrow 0
else
    temp ← EPC
    Status_{EXL} \leftarrow 0
    if (ArchitectureRevision() \geq 2) and (SRSCtl<sub>HSS</sub> > 0) and (Status<sub>REV</sub> = 0) then
         SRSCtl_{CSS} \leftarrow SRSCtl_{PSS}
    endif
endif
if IsMIPS16Implemented() \mid (Config3_{ISA} > 0) then
    PC \leftarrow temp_{31...1} \mid\mid 0
    ISAMode ← temp<sub>0</sub>
    PC ← temp
endif
LLbit ← 0
ClearHazards()
```

ERET Exception Return

# **Exceptions:**

Coprocessor Unusable Exception



Format: ERETNC MIPS32 Release 5

Purpose: Exception Return No Clear

To return from interrupt, exception, or error trap without clearing the LLbit.

# **Description:**

ERETNC clears execution and instruction hazards, conditionally restores  $SRSCtl_{CSS}$  from  $SRSCtl_{PSS}$  when implemented, and returns to the interrupted instruction at the completion of interrupt, exception, or error processing. ERETNC does not execute the next instruction (i.e., it has no delay slot).

ERETNC is identical to ERET except that an ERETNC will not clear the LLbit that is set by execution of an LL instruction, and thus when placed between an LL and SC sequence, will never cause the SC to fail.

An ERET must continue to be used by default in interrupt and exception processing handlers. The handler may have accessed a synchronizable block of memory common to code that is atomically accessing the memory, and where the code caused the exception or was interrupted. Similarly, a process context-swap must also continue to use an ERET in order to avoid a possible false success on execution of SC in the restored context.

Multiprocessor systems with non-coherent cores (i.e., without hardware coherence snooping) should also continue to use ERET, because it is the responsibility of software to maintain data coherence in the system.

An ERETNC is useful in cases where interrupt/exception handlers and kernel code involved in a process context-swap can guarantee no interference in accessing synchronizable memory across different contexts. ERETNC can also be used in an OS-level debugger to single-step through code for debug purposes, avoiding the false clearing of the LLbit and thus failure of an LL and SC sequence in single-stepped code.

Software can detect the presence of ERETNC by reading  $Config5_{LLB}$ .

# **Restrictions:**

Release 6 implementations are required to signal a Reserved Instruction exception if ERETNC is executed in the delay slot or Release 6 forbidden slot of a branch or jump instruction.

ERETNC implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes. (For Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream.) The effects of this barrier are seen starting with the instruction fetch and decode of the instruction in the PC to which the ERETNC returns.

# **Operation:**

```
if Status_{ERL} = 1 then temp \leftarrow ErrorEPC Status_{ERL} \leftarrow 0 else temp \leftarrow EPC Status_{EXL} \leftarrow 0 if (ArchitectureRevision() \ge 2) and (SRSCtl_{HSS} > 0) and (Status_{BEV} = 0) then SRSCtl_{CSS} \leftarrow SRSCtl_{PSS} endif endif if IsMIPS16Implemented() \mid (Config3_{ISA} > 0) then
```

```
\begin{array}{c|c} \text{PC} \leftarrow \text{temp}_{31..1} & | & 0 \\ \text{ISAMode} \leftarrow \text{temp}_0 \\ \text{else} & \text{PC} \leftarrow \text{temp} \\ \text{endif} \\ \text{ClearHazards()} \end{array}
```

# **Exceptions:**

Coprocessor Unusable Exception

EVP Enable Virtual Processor

31	26	25	:	21	20		16	15		11	10		6	5	4	3	2	0
COP0 010000			1FMC0 01011			rt			0 00000			0 00000		sc 0	0	0		4 100
6			5			5			5			5		1	2	2		3

Format: EVP rt MIPS32 Release 6

Purpose: Enable Virtual Processor

To enable all virtual processors in a physical core other than the virtual processor that issued the instruction.

```
Description: GPR[rt] ← VPControl; VPControl<sub>DIS</sub> ← 0
```

Enabling a virtual processor means that instruction fetch is resumed.

After all other virtual processors have been enabled, VPControl<sub>DIS</sub> is cleared. Prior to modification, if *rt* is non-zero, VPControl is written to GPR[*rt*]. If EVP is specified without *rt*, then *rt*must be 0.

See the DVP instruction to understand the application of EVP in the context of WAIT/PAUSE/external-control ("DVP" on page 172).

The execution of a DVP must be followed by the execution of an EVP. The execution of an EVP causes execution to resume immediately, *where applicable*, on all other virtual processors, as if the DVP had not been executed, that is, execution is completely restorable after the EVP. On the other hand, if an event occurs in between the DVP and EVP that renders state of the virtual processor UNPREDICTABLE (such as power-gating), then the effect of EVP is UNPREDICTABLE.

EVP may only take effect if  $VPControl_{DIS}=1$ . Otherwise it is treated as a NOP

This instruction never executes speculatively. It must be the oldest unretired instruction to take effect.

This instruction is only available in Release 6 implementations. For implementations that do not support multi-threading ( $Config5_{VP}=0$ ), this instruction must be treated as a NOP instruction.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations prior to Release 6 of the architecture, this instruction resulted in a Reserved Instruction exception.

## **Operation:**

The pseudo-code below assumes that the EVP is executed by virtual processor 0, while the target virtual processor is numbered 'n', where n is each of all remaining virtual processors.

```
if (VPControl<sub>DIS</sub> = 1)

// Pseudo-code in italics provides recommended action wrt other VPs
enable_fetch(VPn) {
   if PAUSE(VPn) retires prior or at disable event
      then VPn execution is not resumed if LLbit is cleared prior to EVP
}
enable_interrupt(VPn) {
   if WAIT(VPn) retires prior or at disable event
      then interrupts are ignored by VPn until EVP
}
```

EVP Enable Virtual Processor

endif

```
\begin{array}{l} \text{data} \leftarrow \text{VPControl} \\ \text{GPR[rt]} \leftarrow \text{data} \\ \text{VPControl}_{\text{DTS}} \leftarrow 0 \end{array}
```

### **Exceptions:**

Coprocessor Unusable
Reserved Instruction (pre-Release 6 implementations)

# **Programming Notes:**

Before executing an EVP in a DVP/EVP pair, software should first read VPControl<sub>DIS</sub>, returned by DVP, to determine whether the virtual processors are already disabled. If so, the DVP/EVP sequence should be abandoned. This step allows software to safely nest DVP/EVP pairs.

Privileged software may use DVP/EVP to disable virtual processors on a core, such as for the purpose of doing a cache flush without interference from other processes in a system with multiple virtual processors or physical cores.

DVP (and EVP) may be used in other cases such as for power-savings or changing state that is applicable to all virtual processors in a core, such as virtual processor scheduling priority, as described below:

```
11 t0 0(a0)
dvp    // disable all other virtual processors
pause    // wait for LLbit to clear
evp     // enable all othe virtual processors

11 t0 0(a0)
dvp     // disable all other virtual processors

<change core-wide state>
evp     // enable all other virtual processors
```

EXT Extract Bit Field

31	2	26	25 21	20	16	15	11	10 6	5 5	5	0
	SPECIAL3 011111		rs		rt	msbd (size-1)		lsb (pos)		EXT 000000	
	6		5		5	5		5		6	

Format: EXT rt, rs, pos, size

MIPS32 Release 2

Purpose: Extract Bit Field

To extract a bit field from GPR rs and store it right-justified into GPR rt.

```
Description: GPR[rt] ← ExtractField(GPR[rs], msbd, lsb)
```

The bit field starting at bit *pos* and extending for *size* bits is extracted from GPR *rs* and stored zero-extended and right-justified in GPR *rt*. The assembly language arguments *pos* and *size* are converted by the assembler to the instruction fields *msbd* (the most significant bit of the destination field in GPR *rt*), in instruction bits **15..11**, and *lsb* (least significant bit of the source field in GPR *rs*), in instruction bits **10..6**, as follows:

```
 msbd \leftarrow size-1 
 lsb \leftarrow pos
```

The values of *pos* and *size* must satisfy all of the following relations:


```
0 \le pos < 32

0 < size \le 32

0 < pos+size \le 32
```

Figure 3-9 shows the symbolic operation of the instruction.

Figure 3.5 Operation of the EXT Instruction



## **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

The operation is **UNPREDICTABLE** if lsb+msbd > 31.

# **Operation:**

```
if (lsb + msbd) > 31) then
    UNPREDICTABLE
endif
temp \( \bigcup 0^{32-(msbd+1)} \) || GPR[rs]_msbd+lsb..lsb
GPR[rt] \( \bigcup temp \)
```

EXT Extract Bit Field

# **Exceptions:**

Reserved Instruction

31	26	25 21	20	16	15	11	10 6	5	0
COP1 010001		fmt	00000		fs		fd		FLOOR.L 001011
6		5	5		5		5		6

Format: FLOOR.L.fmt

FLOOR.L.S fd, fs FLOOR.L.D fd, fs MIPS32 Release 2 MIPS32 Release 2

**Purpose:** Floating Point Floor Convert to Long Fixed Point

To convert an FP value to 64-bit fixed point, rounding down

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 64-bit long fixed point format and rounded toward  $\geq$  (rounding mode 3). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation Enable bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for long fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact

MIPS32

MIPS32

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0 00000	fs	fd	FLOOR.W 001111
6		5	5	5	5	6

Format: FLOOR.W.fmt

FLOOR.W.S fd, fs FLOOR.W.D fd, fs

**Purpose:** Floating Point Floor Convert to Word Fixed Point To convert an FP value to 32-bit fixed point, rounding down

**Description:** FPR[fd] ← convert and round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 32-bit word fixed point format and rounded toward  $\rightarrow$  (rounding mode 3). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly, an IEEE Invalid Operation condition exists, and the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{31}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{31}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{31}$ -1
- $-2^{31}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{31}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for word fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

### **Operation:**


```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

Invalid Operation, Unimplemented Operation, Inexact



Format: GINVI rs MIPS32 Release 6

Purpose: Global Invalidate Instruction Cache

In a multi-processor system, fully invalidate all remote primary instruction-caches, or a specified single cache. The local primary instruction cache is also fully invalidated in the case where all the remote caches are to be invalidated.

```
Description: Invalidate_All_Primary_Instruction_Caches(null or rs)
```

Fully invalidate all remote primary instruction caches, or a specified single cache, whether local or remote. The local primary instruction cache is also fully invalidated in the case where all remote caches are to be invalidated.

If rs field of the opcode is 0, then all caches are to be invalidated. 'rs' should be specified as 0 in the assembly syntax for this case. If rs field of the opcode is not 0, then a single cache that is specified by an implementation dependent number of lower bits of GPR[rs] is invalidated, which may be the local cache itself.

Software based invalidation of the primary instruction cache is required in a system if coherency of the cache is not maintained in hardware. While typically limited to the primary cache, the scope of the invalidation within a processor is however implementation dependent - it should apply to all instruction caches within the cache hierarchy that required software coherence maintenance.

In legacy systems, it is software's responsibility to keep the instruction cache state consistent through SYNCI instructions. This instruction provides a method for bulk invalidating the instruction caches in lieu of SYNCI.

The instruction's action is considered complete when the both the local and remote cache invalidations are complete, that is, the data in the cache is no longer available to the related instruction stream. Whether these invalidations are complete can only be determined by the completion of a SYNC (stype=0x14) that follows the invalidate instruction(s). With the completion of the SYNC operation, all global invalidations preceding the SYNC in the program are considered globally visible.

Whether the SYNC(stype=0x14) or the global invalidate itself cause synchronization of the instruction stream to new state/context is implementation dependent.

A processor may send a global invalidate instruction remotely only when any preceding global invalidate for the program has reached a global ordering point.

The GINVI has no instruction or execution hazard barrier semantics in itself.

If the implementation allows a cache line to be locked, i.e., not replaceable during a fill, GINVI will not invalidate the line. A cache line can be locked through the optional CACHE "Fetch and Lock" instruction.

See **Programming Notes** for programming constraints.

#### **Restrictions:**

If an implementation does not support the instruction, a Reserved Instruction exception is caused.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In a single processor SOC, this instruction acts on the local instruction cache only.

### **Operation:**

```
Local: if (Config5_{GI} \neq 2'b1x)
```

```
SignalException(ReservedInstruction) // if not implemented
    break
endif
if IsCoprocessorEnabled(0) then
    // Fully invalidate local instruction cache, if selected.
    // Send invalidation message to other cores, if required.
else
    SignalException(CoprocessorUnusable, 0)
endif

Remote:
    // Fully invalidate remote instruction cache.
```

# **Exceptions:**

Reserved Instruction, Coprocessor Unusable

# **Programming Notes:**

For the local processor, the instruction stream is synchronized by an instruction hazard barrier such as JR.HB.

The instruction stream in the remote processor is synchronized with respect to the execution of GINVI once the SYNC operation following GINVI completes.


The following sequence is recommended for use of GINVI.

```
ginvi    /* fully-invalidate all caches*/
sync 0x14 /* Enforce completion - all instruction streams synchronized. */
jr.hb ra    /* Clear instruction hazards*/
```

# Implementation Notes:

None.

GINVT Global Invalidate TLB



Format: GINVT rs, type MIPS32 Release 6

Purpose: Global Invalidate TLB

In a multi-processor system, invalidate translations of remote TLBs and local TLB.

**Description:** Invalidate\_TLB(GPR[rs], MemoryMapID)

Invalidate a TLB in multiple ways - entire TLB, by Virtual Address and MemoryMapID, by MemoryMapID or Virtual Address. The Virtual Address is obtained from GPR[rs]. The MemoryMapID is derived from CP0 *MemoryMapID*. The virtual address is associated with a specific Memory Map identified by MemoryMapID.

The virtual address within GPR[rs] is aligned to twice the size of the minimum page size of 4KB i.e., it is equivalent to  $EntryHi_{VPN2}$ : bit 13 of the virtual address is aligned to bit 13 of GPR[rs]. If the virtual address is not required, such as in the case of invalidate All or by MemoryMapID, then 'rs' should be specified as 0 in the assembly syntax but is otherwise ignored.

The MemoryMapID is a replacement for <code>EntryHi\_ASID</code>. The MemoryMapID is an implementation-dependent number of bits that must be larger than the existing <code>EntryHi\_ASID</code> (10-bits including <code>EntryHi\_ASIDX</code>). The purpose of a larger tag is to be able to uniquely identify processes in the system. A 16-bit MemoryMapID for example will identify 64K Memory Maps, while the current 8-bit ASID only identifies 256, and is thus subject to frequent recycling. An implementation with MemoryMapID is designed to be backward compatible with software that uses <code>EntryHi\_ASID</code>. See CPO <code>MemoryMapID</code>.

Table 3.1 specifies the different types of invalidates supported as a function of the "type" field of the instruction.

Encoding of "type" field	Definition
00	Invalidate entire TLB
01	Invalidate by VA (MemoryMapID is globalized)
10	Invalidate by MemoryMapID
11	Invalidate by VA and MemoryMapID.

Table 3.1 Types of Global TLB Invalidates

With reference to Table 3.1, if the Global bit in a TLB entry is set, then MemoryMapID comparison is ignored by the operation.

The instruction is considered complete when the local and remote invalidations are complete. Whether these invalidations are complete can only be determined by the completion of a SYNC (stype=0x14) that follows the invalidate instruction(s). With the completion of the SYNC operation, all invalidations of this type preceding the SYNC in the program are considered globally visible.

Whether the SYNC(stype=0x14) or the global invalidate itself cause synchronization of the instruction stream to new state/context is implementation dependent.

A GINVT based invalidation is complete, whether local or remote, when the following has occurred: the TLB is invalidated of matching entries, and all instructions in the instruction stream after the point of completion can only access the new context.

GINVT Global Invalidate TLB

A processor may send a global invalidate instruction remotely only when any preceding global invalidate for the program has reached a global ordering point.

GINVT has no instruction or execution hazard barrier semantics in itself.

A GINVT operation that is specified to invalidate all entries will only invalidate non-wired entries. Other GINVT operations will invalidate wired entries on a match.

#### **Restrictions:**

If an implementation does not support the instruction, or use of MemoryMapID is disabled, then a Reserved Instruction exception is caused.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable exception is signaled.

In a single processor SOC, this instruction acts on the local TLB only.

# **Operation:**

```
Local:
    if (Config5_{GT} \neq 2'b11) then
       SignalException(ReservedInstruction, 0)
       break
    endif
    if IsCoprocessorEnabled(0) then
        if (Config5_{MI} = 1)
           // generate control from instruction encoding.
           invAll ← (ginvt[type] = 0b00)
           invVA ← (ginvt[type] = 0b01)
           invMMid ← (ginvt[type] = 0b10)
           invVAMMid ← (ginvt[type] = 0b11)
           // generate data; how data is driven when unsupported is imp-dep.
           // Format of GPR[rs] equals CP0 EntryHi.
           InvMsg_{VPN2} \leftarrow GPR[rs]_{31..13}
                                                           // imp-dep # of bits
           InvMsg_{MMid} \leftarrow MemoryMapID
           // Broadcast invalidation message to other cores.
           InvalidateTLB(InvMsg<sub>VPN2</sub>,InvMsg<sub>MMid</sub>,invAll,invVAMMid,invMMid,invVA)
       else // if not implemented, MMid disabled
           SignalException (ReservedInstruction)
       endif
   else
       SignalException(CoprocessorUnusable, 0)
    endif
Remote:
        // Repeat in all remote TLBs
       InvalidateTLB(InvMsg_VPN2, InvMsg_MMid, invVAll, invVAMMid, invVA)
\texttt{function InvalidateTLB}(\texttt{InvMsg}_{\texttt{VPN2}}, \texttt{InvMsg}_{\texttt{MMid}}, \texttt{invAll}, \texttt{invVAMMid}, \texttt{invMMid}, \texttt{invVA})
        // "Mask" is equivalent to CPO PageMask.
        // "G" is equivalent to the Global bit in CPO EntryLo0/1.
        for i in 0..TLBEntries-1
           // Wired entries are excluded.
           VAMatch \leftarrow ((TLB[i]_{VPN2} \text{ and not } TLB[i]_{Mask}) = (InvMsg_{VPN2} \text{ and not}
{\tt TLB[i]_{Mask}}))
           MMidMatch \leftarrow (TLB[i]_{MMid} = InvMsg_{MMid})
           if ((invAll and (i>CP0.Wired.Wired)) or // do not invalidate Wired
            (VAMatch and ((TLB[i]_{\rm G} = 1) or MMidMatch) and invVAMMid) or
            (VAMatch and invVA) or
```

GINVT Global Invalidate TLB

# **Exceptions:**

Reserved Instruction, Coprocessor Unusable

# **Programming Notes:**

Since CP0 *MemoryMapID* sources the value of MemoryMapID of the currently running process, the kernel must save/restore *MemoryMapID* appropriately before it modifies it for the invalidation operation. Between the save and restore, it must utilize unmapped addresses.

An MTC0 that modifies *MemoryMapID* must be followed by an EHB to make this value visible to a subsequent GINVT. Where multiple GINVTs are used prior to a single SYNC (stype=0x14), each may use a different value of *MemoryMapID*.

For the local processor, the instruction stream is synchronized to the new translation context (where applicable) by an instruction hazard barrier such as JR.HB.

The instruction stream in the remote processor is synchronized with respect to the execution of GINVT once the SYNC operation completes.

The following sequence is recommended for use of GINVT.


```
mtc0 0, C0_PWCtl /* disable Page Walker,where applicable;implementation-dependent*/
ehb /* Clear execution hazards to prevent speculative walks*/
ginvt r1, type /* Invalidate TLB(s) */
sync 0x14 /* Enforce completion */
jr.hb ra /* Clear instruction hazards */
```

Whether the hardware page table walker, if implemented, needs to be disabled as shown above, is implementation dependent. It is recommended that hardware take the steps to locally disable the hardware page table walker to maintain TLB consistency, as it would for remote TLBs.

Software must take into account a system that may have potentially varying widths of <code>MemoryMapID</code>. While not recommended, different processors may have different implemented or programmed widths. Further, the interface between processors may support yet another width. If this is the case, then software responsible for global invalidates should be run on the processor with maximum width. Software must zero-fill any bits that are unused by a target. Software should also be able to rely on the implementation zero-filling bits where widths increase across any interface.

If an intermediate interface between source and target truncates the width of *MemoryMapID*, then software could address this limitation through various means: It could restrict the use of *MemoryMapID* to the interface width, it could program *MemoryMapID* with the expectation that over-invalidation may occur, or it should default to legacy means of invalidating the caches to prevent unreliable system behavior.

INS Insert Bit Field



Format: INS rt, rs, pos, size MIPS32 Release 2

Purpose: Insert Bit Field

To merge a right-justified bit field from GPR rs into a specified field in GPR rt.

```
Description: GPR[rt] ← InsertField(GPR[rt], GPR[rs], msb, lsb)
```

The right-most *size* bits from GPR *rs* are merged into the value from GPR *rt* starting at bit position *pos*. The result is placed back in GPR *rt*. The assembly language arguments *pos* and *size* are converted by the assembler to the instruction fields *msb* (the most significant bit of the field), in instruction bits 15..11, and *lsb* (least significant bit of the field), in instruction bits 10..6, as follows:

```
msb ← pos+size-1
lsb ← pos
```

The values of *pos* and *size* must satisfy all of the following relations:

```
0 \le pos < 32

0 < size \le 32

0 < pos+size \le 32
```

Figure 3-10 shows the symbolic operation of the instruction.




Figure 3.6 Operation of the INS Instruction

## **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

INS Insert Bit Field

The operation is **UNPREDICTABLE** if lsb > msb.

# **Operation:**

# **Exceptions:**

Reserved Instruction

J Jump



Format: J target MIPS32

Purpose: Jump

To branch within the current 256 MB-aligned region.

# **Description:**

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

#### **Operation:**

```
I:

I+1: PC \leftarrow PC<sub>GPRLEN-1...28</sub> || instr_index || 0<sup>2</sup>
```

# **Exceptions:**

None

#### **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256MB region aligned on a 256MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the jump instruction is in the last word of a 256MB region, it can branch only to the following 256MB region containing the branch delay slot.

The Jump instruction has been deprecated in Release 6. Use BC instead.

JAL Jump and Link



Format: JAL target MIPS32

**Purpose:** Jump and Link

To execute a procedure call within the current 256MB-aligned region.

# **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

#### **Operation:**

```
I: GPR[31] \leftarrow PC + 8
I+1: PC \leftarrow PC<sub>GPRLEN-1...28</sub> || instr_index || 0<sup>2</sup>
```

### **Exceptions:**

None

# **Programming Notes:**

Forming the branch target address by catenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256MB region aligned on a 256MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256MB region, it can branch only to the following 256MB region containing the branch delay slot.

The Jump-and-Link instruction has been deprecated in Release 6. Use BALC instead.

pre-Release 6																
31	26	25		21	20		16	15		11	10		6	5		0
SPECIAL 000000			rs			0 00000			rd			hint			JALR 001001	
6			5			5			5			5			6	
Release 6																
31	26	25		21	20		16	15		11	10		6	5		0
SPECIAL 000000			rs			0 00000		ro	rd d ≠ 00000			hint			JALR 001001	
6			5			5			5			5			6	

Format: JALR rs (rd = 31 implied) MIPS32
JALR rd, rs MIPS32

Purpose: Jump and Link Register

To execute a procedure call to an instruction address in a register

**Description:** GPR[rd] ← return\_addr, PC ← GPR[rs]

Place the return address link in GPR *rd*. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

For processors that do not implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR *rs*. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR rs. Set the ISA Mode bit to the value in GPR rs bit 0. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

In both cases, execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

In Release 1 of the architecture, the only defined hint field value is 0, which sets default handling of JALR. In Release 2 of the architecture, bit 10 of the hint field is used to encode a hazard barrier. See the JALR.HB instruction description for additional information.

#### **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

*Jump-and-Link Restartability:* Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the delay slot.

Restrictions Related to Multiple Instruction Sets: This instruction can change the active instruction set, if more than one instruction set is implemented.

If only one instruction set is implemented, then the effective target address must obey the alignment rules of the instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules of the intended instruction set of the target address as specified by the bit 0 or GPR *rs*.

For processors that do not implement the microMIPS32/64 ISA, the effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16e ASE nor microMIPS32/64 ISA, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction.

For processors that do implement the MIPS16e ASE or microMIPS32/64 ISA, if target ISAMode bit is zero (GPR *rs* bit 0) and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction

## **Availability and Compatibility:**

Release 6 maps JR and JR.HB to JALR and JALR.HB with rd = 0:

Pre-Release 6, JR and JALR were distinct instructions, both with primary opcode SPECIAL, but with distinct function codes.

Release 6: JR is defined to be JALR with the destination register specifier *rd* set to 0. The primary opcode and function field are the same for JR and JALR. The pre-Release 6 instruction encoding for JR is removed in Release 6.

Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encodings.

# **Operation:**

```
I: temp \leftarrow GPR[rs]

GPR[rd] \leftarrow PC + 8

I+1:if (Config3<sub>ISA</sub> = 0) and (Config1<sub>CA</sub> = 0) then

PC \leftarrow temp

else

PC \leftarrow temp_{GPRLEN-1...1} \mid \mid 0

ISAMode \leftarrow temp_0


endif
```

# **Exceptions:**

None

#### **Programming Notes:**

This jump-and-link register instruction can select a register for the return link; other link instructions use GPR 31. The default register for GPR *rd*, if omitted in the assembly language instruction, is GPR 31.



**Purpose:** Jump and Link Register with Hazard Barrier

JALR.HB rd, rs

To execute a procedure call to an instruction address in a register and clear all execution and instruction hazards

**Description:** GPR[rd] ← return addr, PC ← GPR[rs], clear execution and instruction hazards Place the return address link in GPR rd. The return link is the address of the second instruction following the branch, where execution continues after a procedure call.

For processors that do not implement the MIPS16e or microMIPS ISA:

Jump to the effective target address in GPR rs. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

Jump to the effective target address in GPR rs. Set the ISA Mode bit to the value in GPR rs bit 0. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

In both cases, execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

JALR.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the JALR.HB instruction jumps. An equivalent barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 is enabled, whereas JALR.HB is legal in all operating modes.

This instruction clears both execution and instruction hazards. Refer to the EHB instruction description for the method of clearing execution hazards alone.

JALR.HB uses bit 10 of the instruction (the upper bit of the hint field) to denote the hazard barrier operation.

#### **Restrictions:**

JALR.HB does not clear hazards created by any instruction that is executed in the delay slot of the JALR.HB. Only hazards created by instructions executed before the JALR.HB are cleared by the JALR.HB.

After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions has UNPREDICTABLE behavior until the instruction hazard has been cleared with JALR.HB, JR.HB, ERET, or DERET. Further, the operation is **UNPREDICTABLE** if the mapping of the current instruction stream is modified.

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

*Jump-and-Link Restartability:* Register specifiers *rs* and *rd* must not be equal, because such an instruction does not have the same effect when re-executed. The result of executing such an instruction is **UNPREDICTABLE**. This restriction permits an exception handler to resume execution by re-executing the branch when an exception occurs in the delay slot.

Restrictions Related to Multiple Instruction Sets: This instruction can change the active instruction set, if more than one instruction set is implemented.

If only one instruction set is implemented, then the effective target address must obey the alignment rules of the instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules of the intended instruction set of the target address as specified by the bit 0 or GPR *rs*.

For processors that do not implement the microMIPS32/64 ISA, the effective target address in GPR *rs* must be naturally-aligned. For processors that do not implement the MIPS16 ASE nor microMIPS32/64 ISA, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction.

For processors that do implement the MIPS16 ASE or microMIPS32/64 ISA, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

# **Availability and Compatibility:**

Release 6 maps JR and JR.HB to JALR and JALR.HB with rd = 0:

Pre-Release 6, JR.HB and JALR.HB were distinct instructions, both with primary opcode SPECIAL, but with distinct function codes.

Release 6: JR.HB is defined to be JALR.HB with the destination register specifier *rd* set to 0. The primary opcode and function field are the same for JR.HB and JALR.HB. The pre-Release 6 instruction encoding for JR.HB is removed in Release 6.

Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encodings.

#### **Operation:**

```
I: temp ← GPR[rs]
    GPR[rd] ← PC + 8

I+1:if (Config3<sub>ISA</sub> = 0) and (Config1<sub>CA</sub> = 0) then
    PC ← temp
else
    PC ← temp<sub>GPRLEN-1...1</sub> || 0
    ISAMode ← temp<sub>0</sub>
endif
ClearHazards()
```

# **Exceptions:**

None

#### **Programming Notes:**

This branch-and-link instruction can select a register for the return link; other link instructions use GPR 31. The

default register for GPR rd, if omitted in the assembly language instruction, is GPR 31.

Release 6 JR.HB rs is implemented as JALR.HB r0, rs. For example, as JALR.HB with the destination set to the zero register, r0.

This instruction implements the final step in clearing execution and instruction hazards before execution continues. A hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) sequence, by simply replacing the original instructions with the HB equivalent.

Example: Clearing hazards due to an ASID change

```
* Code used to modify ASID and call a routine with the new
* mapping established.
* a0 = New ASID to establish
* a1 = Address of the routine to call
                           /* Read current ASID */
  mfc0 v0, C0 EntryHi
         v1, ~M_EntryHiASID /* Get negative mask for field */
  li
                            /* Clear out current ASID value */
         v0, v0, v1
  and
                            /* OR in new ASID value */
/* Rewrite EntryHi with new ASID */
         v0, v0, a0
  or
  mtc0 v0, C0_EntryHi
  jalr.hb a1
                             /* Call routine, clearing the hazard */
```



Format: JALX target MIPS32 with (micr

MIPS32 with (microMIPS or MIPS16e), removed in Release 6

Purpose: Jump and Link Exchange

To execute a procedure call within the current 256 MB-aligned region and change the *ISA Mode* from MIPS32 to microMIPS32 or MIPS16e.

# **Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflects the current value of the *ISA Mode* bit.

This is a PC-region branch (not PC-relative); the effective target address is in the "current" 256 MB-aligned region. The low 28 bits of the target address is the *instr\_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, toggling the *ISA Mode* bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

#### **Restrictions:**

This instruction only supports 32-bit aligned branch target addresses.

Control Transfer Instructions (CTIs) should not be placed in branch delay slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

# Availability and Compatibility:

If the microMIPS base architecture is not implemented and the MIPS16e ASE is not implemented, a Reserved Instruction exception is initiated.

The JALX instruction has been removed in Release 6. Pre-Release 6 code using JALX cannot run on Release 6 by trap-and-emulate. Equivalent functionality is provided by the JIALC instruction added by Release 6.

### **Operation:**

```
I: GPR[31] \leftarrow PC + 8

I+1: PC \leftarrow PC<sub>GPRLEN-1...28</sub> || instr_index || 0<sup>2</sup>

ISAMode \leftarrow (not ISAMode)
```

## **Exceptions:**

None

### **Programming Notes:**

Forming the branch target address by concatenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB

region, it can branch only to the following 256 MB region containing the branch delay slot.

31	26	25	21	20 1	16	15 0	
POP76 111110		JIALC 00000		rt		offset	
6		5		5		16	_

Format: JIALC rt, offset MIPS32 Release 6

Purpose: Jump Indexed and Link, Compact

```
Description: GPR [31] \leftarrow PC+4, PC \leftarrow ( GPR[rt] + sign extend( offset ) )
```

The jump target is formed by sign extending the offset field of the instruction and adding it to the contents of GPR rt.

The offset is NOT shifted, that is, each bit of the offset is added to the corresponding bit of the GPR.

Places the return address link in GPR 31. The return link is the address of the following instruction, where execution continues after a procedure call returns.

For processors that do not implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address derived from GPR rt and the offset. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address derived from GPR rt and the offset. Set the ISA Mode bit to bit 0 of the effective address. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed.

#### **Restrictions:**

This instruction is an unconditional, always taken, compact jump, and hence has neither a delay slot nor a forbidden slot. The instruction after the jump is not executed when the jump is executed.

The register specifier may be set to the link register \$31, because compact jumps do not have the restartability issues of jumps with delay slots. However, this is not common programming practice.

# **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

Release 6 instructions JIALC and BNEZC differ only in the rs field, instruction bits 21-25. JIALC and BNEZC occupy the same encoding as pre-Release 6 instruction encoding SDC2, which is recoded in Release 6.

# **Exceptions:**

None

#### **Operation:**

```
\begin{array}{l} \text{temp} \leftarrow \text{GPR}[\text{rt}] + \text{sign\_extend}(\text{offset}) \\ \text{GPR}[31] \leftarrow \text{PC} + 4 \\ \text{if } (\text{Config3}_{\text{ISA}} = 0) \text{ and } (\text{Config1}_{\text{CA}} = 0) \text{ then} \\ \text{PC} \leftarrow \text{temp} \\ \text{else} \\ \text{PC} \leftarrow (\text{temp}_{\text{GPRLEN-1..1}} \mid \mid \ 0) \\ \text{ISAMode} \leftarrow \text{temp}_{0} \\ \text{endif} \end{array}
```

# **Programming Notes:**

JIALC does NOT shift the offset before adding it the register. This can be used to eliminate tags in the least significant bits that would otherwise produce misalignment. It also allows JIALC to be used as a substitute for the JALX instruction, removed in Release 6, where the lower bits of the target PC, formed by the addition of GPR[rt] and the unshifted offset, specify the target ISAmode.

3	1 26	25 21	20 16	15 0
	POP66 110110	JIC 00000	rt	offset
	6	5	5	16

Format: JIC rt, offset MIPS32 Release 6

Purpose: Jump Indexed, Compact

```
Description: PC \leftarrow (GPR[rt] + sign_extend(offset))
```

The branch target is formed by sign extending the offset field of the instruction and adding it to the contents of GPR rt.

The offset is NOT shifted, that is, each bit of the offset is added to the corresponding bit of the GPR.

For processors that do not implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address derived from GPR *rt* and the offset. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address derived from GPR rt and the offset. Set the ISA Mode bit to bit 0 of the effective address. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

Compact jumps do not have a delay slot. The instruction after the jump is NOT executed when the jump is executed.

### **Restrictions:**

This instruction is an unconditional, always taken, compact jump, and hence has neither a delay slot nor a forbidden slot. The instruction after the jump is not executed when the jump is executed.

#### **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

Release 6 instructions JIC and BEQZC differ only in the rs field. JIC and BEQZC occupy the same encoding as pre-Release 6 instruction LDC2, which is recoded in Release 6.

#### **Exceptions:**

None

# **Operation:**

```
\begin{split} \text{temp} \leftarrow \text{GPR}[\text{rt}] + \text{sign\_extend}(\text{offset}) \\ \text{if } & (\text{Config3}_{\text{ISA}} = 0) \text{ and } (\text{Config1}_{\text{CA}} = 0) \text{ then} \\ & \text{PC} \leftarrow \text{temp} \\ & \text{else} \\ & \text{PC} \leftarrow (\text{temp}_{\text{GPRLEN-1..1}} \mid \mid 0) \\ & \text{ISAMode} \leftarrow \text{temp}_0 \\ & \text{endif} \end{split}
```

### **Programming Notes:**

JIC does NOT shift the offset before adding it the register. This can be used to eliminate tags in the least significant bits that would otherwise produce misalignment. It also allows JIALC to be used as a substitute for the JALX instruction, removed in Release 6, where the lower bits of the target PC, formed by the addition of GPR[rt] and the unshifted offset, specify the target ISAmode.

JR Jump Register

pre-Release 6:													
31	26	25	21	20			11	10		6	5		0
SPECIAL 000000			rs		00 000	0 0000			hint			JR 001000	
6			5		1	0		ı	5			6	
Release 6:													
31	26	25	21	20	16	15	11	10	9	6	5		0
SPECIAL 000000			rs		0 00000	00000			hint			JALR 001001	
6		I	5		5	5			5			6	

Format: JR rs MIPS32
Assembly idiom MIPS32 Release 6

Purpose: Jump Register

To execute a branch to an instruction address in a register

**Description:** PC ← GPR[rs]

Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot, before jumping.

For processors that do not implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR *rs*. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR rs. Set the ISA Mode bit to the value in GPR rs bit 0. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

# **Restrictions:**

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

Restrictions Related to Multiple Instruction Sets: This instruction can change the active instruction set, if more than one instruction set is implemented.

If only one instruction set is implemented, then the effective target address must obey the alignment rules of the instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules of the intended instruction set of the target address as specified by the bit 0 or GPR *rs*.

For processors that do not implement the microMIPS ISA, the effective target address in GPR rs must be naturally-aligned. For processors that do not implement the MIPS16e ASE or microMIPS ISA, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction.

For processors that do implement the MIPS16e ASE or microMIPS ISA, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

JR Jump Register

In release 1 of the architecture, the only defined hint field value is 0, which sets default handling of JR. In Release 2 of the architecture, bit 10 of the hint field is used to encode an instruction hazard barrier. See the JR.HB instruction description for additional information.

## **Availability and Compatibility:**

Release 6 maps JR and JR.HB to JALR and JALR.HB with rd = 0:

Pre-Release 6, JR and JALR were distinct instructions, both with primary opcode SPECIAL, but with distinct function codes.

Release 6: JR is defined to be JALR with the destination register specifier *rd* set to 0. The primary opcode and function field are the same for JR and JALR. The pre-Release 6 instruction encoding for JR is removed in Release 6.

Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encodings.

## **Operation:**

```
I: temp \leftarrow GPR[rs]

I+1:if (Config3<sub>ISA</sub> = 0) and (Config1<sub>CA</sub> = 0) then PC \leftarrow temp else

PC \leftarrow temp_{\text{GPRLEN-1...1}} \mid \mid 0


ISAMode \leftarrow temp_{0} endif
```

## **Exceptions:**

None

## **Programming Notes:**

Software should use the value 31 for the *rs* field of the instruction word on return from a JAL, JALR, or BGEZAL, and should use a value other than 31 for remaining uses of JR.



Format: JR.HB rs

MIPS32 Release 2

Assembly idiom Release 6

Purpose: Jump Register with Hazard Barrier

To execute a branch to an instruction address in a register and clear all execution and instruction hazards.

**Description:** PC ← GPR[rs], clear execution and instruction hazards

Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot, before jumping.

For processors that do not implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR *rs*. If the target address is not 4-byte aligned, an Address Error exception will occur when the target address is fetched.

For processors that do implement the MIPS16e or microMIPS ISA:

• Jump to the effective target address in GPR rs. Set the ISA Mode bit to the value in GPR rs bit 0. Set bit 0 of the target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address Error exception will occur when the target instruction is fetched.

JR.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the JR.HB instruction jumps. An equivalent barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 is enabled, whereas JR.HB is legal in all operating modes.

This instruction clears both execution and instruction hazards. Refer to the EHB instruction description for the method of clearing execution hazards alone.

JR.HB uses bit 10 of the instruction (the upper bit of the hint field) to denote the hazard barrier operation.

### **Restrictions:**

JR.HB does not clear hazards created by any instruction that is executed in the delay slot of the JR.HB. Only hazards created by instructions executed before the JR.HB are cleared by the JR.HB.

After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions has **UNPREDICTABLE** behavior until the hazard has been cleared with JALR.HB, JR.HB, ERET, or DERET. Further, the operation is **UNPREDICTABLE** if the mapping of the current instruction stream is modified.

Control Transfer Instructions (CTIs) should not be placed in branch delay slots or Release 6 forbidden slots. CTIs

include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE.

Pre-Release 6: Processor operation is **UNPREDICTABLE** if a control transfer instruction (CTI) is placed in the delay slot of a branch or jump.

Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are required to signal a Reserved Instruction exception.

Restrictions Related to Multiple Instruction Sets: This instruction can change the active instruction set, if more than one instruction set is implemented.

If only one instruction set is implemented, then the effective target address must obey the alignment rules of the instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules of the intended instruction set of the target address as specified by the bit 0 or GPR *rs*.

For processors that do not implement the microMIPS ISA, the effective target address in GPR rs must be naturally-aligned. For processors that do not implement the MIPS16 ASE or microMIPS ISA, if either of the two least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruction.

For processors that do implement the MIPS16 ASE or microMIPS ISA, if bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

### **Availability and Compatibility:**

Release 6 maps JR and JR.HB to JALR and JALR.HB with rd = 0:

Pre-Release 6, JR.HB and JALR.HB were distinct instructions, both with primary opcode SPECIAL, but with distinct function codes.

Release 6: JR.HB is defined to be JALR.HB with the destination register specifier *rd* set to 0. The primary opcode and function field are the same for JR.HB and JALR.HB. The pre-Release 6 instruction encoding for JR.HB is removed in Release 6.

Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encodings.

## Operation:

```
I: temp \leftarrow GPR[rs]

I+1:if (Config3<sub>ISA</sub> = 0) and (Config1<sub>CA</sub> = 0) then PC \leftarrow temp else

PC \leftarrow temp<sub>GPRLEN-1...1</sub> || 0

ISAMode \leftarrow temp<sub>0</sub>
endif
ClearHazards()
```

## **Exceptions:**

None

### **Programming Notes:**

This instruction implements the final step in clearing execution and instruction hazards before execution continues. A hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR)


sequence, by simply replacing the original instructions with the HB equivalent.

Example: Clearing hazards due to an ASID change

Example: Making a write to the instruction stream visible

Example: Clearing instruction hazards in-line

LB Load Byte



Format: LB rt, offset(base) MIPS32

**Purpose:** Load Byte

To load a byte from memory as a signed value.

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

None


## **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{sign\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}) \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Watch

LBE Load Byte EVA



Format: LBE rt, offset(base) MIPS32

**Purpose:** Load Byte EVA

To load a byte as a signed value from user mode virtual address space when executing in kernel mode.

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended, and placed in GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The LBE instruction functions the same as the LB instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode and executing in kernel mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

### **Operation:**


```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ \text{(pAddr, CCA)} \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid \text{(pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{sign\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}) \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid

Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

LBU Load Byte Unsigned



Format: LBU rt, offset(base) MIPS32

Purpose: Load Byte Unsigned

To load a byte from memory as an unsigned value

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**


None

## **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{zero\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}) \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Watch



Format: LBUE rt, offset(base) MIPS32

Purpose: Load Byte Unsigned EVA

To load a byte as an unsigned value from user mode virtual address space when executing in kernel mode.

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended, and placed in GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The LBUE instruction functions the same as the LBU instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

### **Restrictions:**


Only usable when access to Coprocessor0 is enabled and accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

# **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid \mid (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} \leftarrow \text{zero\_extend(memword}_{7+8*\text{byte}...8*\text{byte}}) \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable



Format: LDC1 ft, offset(base) MIPS32

**Purpose:** Load Doubleword to Floating Point To load a doubleword from memory to an FPR.

**Description:** FPR[ft] ← memory[GPR[base] + offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR ft. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0²)
memlsw ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr ← paddr xor 0b100
memmsw ← LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
memdoubleword ← memmsw || memlsw
StoreFPR(ft, UNINTERPRETED_DOUBLEWORD, memdoubleword)
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error, Watch



Format: LDC2 rt, offset(base) MIPS32

**Purpose:** Load Doubleword to Coprocessor 2

To load a doubleword from memory to a Coprocessor 2 register.

**Description:** CPR[2,rt,0] ← memory[GPR[base] + offset]

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in Coprocessor 2 register *rt*. The signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

### **Availability and Compatibility:**

This instruction has been recoded for Release 6.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0²)
memlsw ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr ← paddr xor 0b100
memmsw ← LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
←memlsw
memmsw
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Address Error, Watch


### **Programming Notes:**

Release 6 implements a 9-bit offset, whereas all release levels lower than Release 6 implement a 16-bit offset.

### **Programming Notes:**

As shown in the instruction drawing above, Release 6 implements an 11-bit offset, whereas all release levels lower

than Release 6 of the MIPS architecture implement a 16-bit offset.



Format: LDXC1 fd, index(base)

MIPS32 Release 2 removed in Release 6

Purpose: Load Doubleword Indexed to Floating Point

To load a doubleword from memory to an FPR (GPR+GPR addressing)

```
Description: FPR[fd] ← memory[GPR[base] + GPR[index]]
```

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in FPR fd. The contents of GPR index and GPR base are added to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).


### **Operation:**

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>2..0</sub> ≠ 0³ then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0²)
memlsw ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
paddr ← paddr xor 0b100
memmsw ← LoadMemory(CCA, WORD, pAddr, vAddr+4, DATA)
memdoubleword ← memmsw || memlsw
StoreFPR(fd, UNINTERPRETED DOUBLEWORD, memdoubleword)
```

### **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch

LH Load Halfword



Format: LH rt, offset(base) MIPS32

Purpose: Load Halfword

To load a halfword from memory as a signed value

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


# **Operation:**

```
 \begin{array}{l} v A d d r \leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, CCA) \leftarrow A d d ressTranslation (v A d d r, D A T A, LOAD) \\ p A d d r \leftarrow p A d d r_{PSIZE-1...2} \mid \mid (p A d d r_{1...0} \ xor (Reverse Endian \mid \mid 0)) \\ memword \leftarrow Load Memory (CCA, HALFWORD, p A d d r, v A d d r, D A T A) \\ b y t e \leftarrow v A d d r_{1...0} \ xor (Big Endian C P U \mid \mid 0) \\ G P R[rt] \leftarrow sign\_extend (memword_{15+8*byte...8*byte}) \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

LHE Load Halfword EVA



Format: LHE rt, offset(base) MIPS32

Purpose: Load Halfword EVA

To load a halfword as a signed value from user mode virtual address space when executing in kernel mode.

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended, and placed in GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The LHE instruction functions the same as the LH instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) \ + \ {\rm GPR}[{\rm base}] \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm LOAD}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}}\ |\ |\ ({\rm pAddr}_{1...0}\ {\rm xor}\ ({\rm ReverseEndian}\ |\ |\ 0)) \\ {\rm memword} \leftarrow {\rm LoadMemory}\ ({\rm CCA},\ {\rm HALFWORD},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0}\ {\rm xor}\ ({\rm BigEndianCPU}\ |\ |\ 0) \\ {\rm GPR}[{\rm rt}] \leftarrow {\rm sign\_extend}\ ({\rm memword}_{15+8*{\rm byte}...8*{\rm byte}}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error

Watch, Reserved Instruction, Coprocessor Unusable



Format: LHU rt, offset(base) MIPS32

Purpose: Load Halfword Unsigned

To load a halfword from memory as an unsigned value

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# **Operation:**

```
 \begin{array}{lll} vAddr \leftarrow sign\_extend(offset) + GPR[base] \\ (pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD) \\ pAddr \leftarrow pAddr_{PSIZE-1...2} \mid \mid (pAddr_{1...0} \ xor \ (ReverseEndian \mid \mid 0)) \\ memword \leftarrow LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{1...0} \ xor \ (BigEndianCPU \mid \mid 0) \\ GPR[rt] \leftarrow zero\_extend (memword_{15+8*byte...8*byte}) \\ \end{array}
```

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Watch



Format: LHUE rt, offset (base) MIPS32

Purpose: Load Halfword Unsigned EVA

To load a halfword as an unsigned value from user mode virtual address space when executing in kernel mode.

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, zero-extended, and placed in GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The LHUE instruction functions the same as the LHU instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) \ + \ {\rm GPR}[{\rm base}] \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm LOAD}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}}\ |\ |\ ({\rm pAddr}_{1...0}\ {\rm xor}\ ({\rm ReverseEndian}\ |\ |\ 0)) \\ {\rm memword} \leftarrow {\rm LoadMemory}\ ({\rm CCA},\ {\rm HALFWORD},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0}\ {\rm xor}\ ({\rm BigEndianCPU}\ |\ |\ 0) \\ {\rm GPR}[{\rm rt}] \leftarrow {\rm zero\_extend}\ ({\rm memword}_{15+8*byte...8*byte}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

LL Load Linked Word



Format: LL rt, offset(base) MIPS32

Purpose: Load Linked Word

To load a word from memory for an atomic read-modify-write

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

# **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result is **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

Providing misaligned support for Release 6 is not a requirement for this instruction.

## **Availability and Compatibility:**

This instruction has been reallocated an opcode in Release 6.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
```

LL Load Linked Word

```
\begin{array}{ll} \texttt{memword} \; \leftarrow \; \texttt{LoadMemory} \; \; (\texttt{CCA, WORD, pAddr, vAddr, DATA}) \\ \texttt{GPR[rt]} \; \; \; \texttt{memword} \\ \texttt{LLbit} \; \leftarrow \; 1 \end{array}
```


# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Watch

# **Programming Notes:**

Release 6 implements a 9-bit offset, whereas all release levels lower than Release 6 implement a 16-bit offset.

LLE Load Linked Word EVA



Format: LLE rt, offset(base) MIPS32

Purpose: Load Linked Word EVA

To load a word from a user mode virtual address when executing in kernel mode for an atomic read-modify-write

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The LLE and SCE instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations using user mode virtual addresses while executing in kernel mode.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LLE is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SCE instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LLE on one processor does not cause an action that, by itself, causes an SCE for the same block to fail on another processor.

An execution of LLE does not have to be followed by execution of SCE; a program is free to abandon the RMW sequence without attempting a write.

The LLE instruction functions the same as the LL instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Segmentation Control for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

## **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result is **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SCE instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

Providing misaligned support for Release 6 is not a requirement for this instruction.

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
←GPR[rt] ← memword
LLbit ← 1
```

LLE Load Linked Word EVA


# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Watch, Coprocessor Unusable

**Programming Notes:** 

LLE Load Linked Word EVA

LLWP Load Linked Word Paired



Format: LLWP rt, rd, (base) MIPS32 Release 6

Purpose: Load Linked Word Paired

To load two words from memory for an atomic read-modify-write, writing a word each to two registers.

```
Description: GPR[rd] \leftarrow memory[GPR[base]]<sub>63..32</sub>, GPR[rt] \leftarrow memory[GPR[base]]<sub>31..0</sub>
```

The LLWP and SCWP instructions provide primitives to implement a paired word atomic read-modify-write (RMW) operation at a synchronizable memory location.

The 64-bit paired word, as a concatenation of two words, at the memory location specified by the double-word aligned effective address is read. The least significant word is written into GPR *rt*, and the most significant word is written into GPR *rd*.

A paired word read or write occurs as a pair of word reads or writes that is double-word atomic.

The instruction has no offset. The effective address is equal to the contents of GPR base.

The execution of LLWP begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LLWP is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SCWP instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Successful execution of the LLWP results in setting LLbit and writing CP0 LLAddr, where LLbit is the least-significant bit of LLAddr. LLAddr contains the data-type aligned address of the operation, in this case a double-word.

Executing LLWP on one processor does not cause an action that, by itself, causes a store conditional instruction type for the same block to fail on another processor.

An execution of LLWP does not have to be followed by execution of SCWP; a program is free to abandon the RMW sequence without attempting a write.

### **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result is **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The architecture optionally allows support for Load-Linked and Store-Conditional instruction types in a cacheless processor. Support for cacheless operation is implementation dependent. In this case, *LLAddr* is optional.

Providing misaligned support is not a requirement for this instruction.

## **Availability and Compatibility**

This instruction is introduced by Release 6. It is only present if  $Config5_{XNP}=0$ .

#### **Operation:**

```
vAddr ← GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
// PAIREDWORD: two word data-type that is double-word atomic
memdoubleword ← LoadMemory (CCA, PAIREDWORD, pAddr, vAddr, DATA)
```

LLWP Load Linked Word Paired


```
\begin{split} & \texttt{GPR}[\texttt{rt}] \leftarrow \texttt{memdoubleword}_{31..0} \\ & \texttt{GPR}[\texttt{rd}] \leftarrow \texttt{memdoubleword}_{63..32} \\ & \texttt{LLAddr} \leftarrow \texttt{pAddr} \ / \ \texttt{double-word aligned i.e., pAddr}_{2..0} \ \texttt{are 0, or not supported.} \\ & \texttt{LLbit} \leftarrow 1 \end{split}
```

# **Exceptions:**

TLB Refill, TLB Invalid, Reserved Instruction, Address Error, Watch

# **Programming Notes:**

An LLWP instruction for which the two destination registers are the same but non-zero is UNPREDICTABLE. An LLWP with two zero destination registers followed by a SCWP can be used to accomplish a double-word atomic write.



Format: LLWPE rt, rd, (base) MIPS32 Release 6

Purpose: Load Linked Word Paired EVA

To load two words from memory for an atomic read-modify-write, writing a word each to two registers. The load occurs in kernel mode from user virtual address space.

**Description:** GPR[rd]  $\leftarrow$  memory[GPR[base]]<sub>63..32</sub>, GPR[rt]  $\leftarrow$  memory[GPR[base]]<sub>31..0</sub>

The LLWPE and SCWPE instructions provide primitives to implement a paired word atomic read-modify-write (RMW) operation at a synchronizable memory location.

The 64-bit paired word at the memory location specified by the double-word aligned effective address is read. The least significant word is written into GPR rt. The most significant word is written into GPR rd.

A paired word read or write occurs as a pair of word reads or writes that is double-word atomic.

The instruction has no offset. The effective address is equal to the contents of GPR base.

The execution of LLWPE begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LLWPE is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SCWPE instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Successful execution of the LLWPE results in setting LLbit and writing CP0 LLAddr, where LLbit is the least-significant bit of LLAddr. LLAddr contains the data-type aligned address of the operation, in this case a double-word aligned address.

The LLWPE instruction functions the same as the LLWP instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Segmentation Control for additional information.

Executing LLWPE on one processor does not cause an action that, by itself, causes a store conditional instruction type for the same block to fail on another processor.

An execution of LLWPE does not have to be followed by execution of SCWPE; a program is free to abandon the RMW sequence without attempting a write.

### **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result is **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The architecture optionally allows support for Load-Linked and Store-Conditional instruction types in a cacheless processor. Support for cacheless operation is implementation dependent. In this case, *LLAddr* is optional.

Providing misaligned support is not a requirement for this instruction.

# **Availability and Compatibility**

This instruction is introduced by Release 6. It is only present if  $Config5_{XNP}=0$  and  $Config5_{EVA}=1$ .

## **Operation:**

```
\label{eq:vAddr} $$ vAddr \leftarrow GPR[base] $$ (pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD) $$ // PAIREDWORD: two word data-type that is double-word atomic memdoubleword <math display="inline">\leftarrow LoadMemory (CCA, PAIREDWORD, pAddr, vAddr, DATA) $$ GPR[rt] \leftarrow memdoubleword_{31...0} $$ GPR[rd] \leftarrow memdoubleword_{63...32} $$ LLAddr \leftarrow pAddr // double-word aligned i.e., pAddr_{2...0} are 0, or not supported. $$ LLbit \leftarrow 1 $$
```

# **Exceptions:**

TLB Refill, TLB Invalid, Reserved Instruction, Address Error, Watch, Coprocessor Unusable.

# **Programming Notes:**

An LLWPE instruction for which the two destination registers are the same but non-zero is UNPREDICTABLE. An LLWPE with two zero destination registers followed by a SCWPE can be used to accomplish a double-word atomic write.

LSA Load Scaled Address

31	26	25	21	20	16	15	11	10	8	7	6	5	0
SPECIAL 000000		rs		rt		rd		000		s	a	LSA 000101	
6		5		5		5		3		2	2	6	

Format: LSA

LSA rd, rs, rt, sa

MIPS32 Release 6

Purpose: Load Scaled Address

## **Description:**

```
GPR[rd] \leftarrow sign\_extend.32( (GPR[rs] << (sa+1)) + GPR[rt] )
```

LSA adds two values derived from registers rs and rt, with a scaling shift on rs. The scaling shift is formed by adding 1 to the 2-bit sa field, which is interpreted as unsigned. The scaling left shift varies from 1 to 5, corresponding to multiplicative scaling values of  $\times 2$ ,  $\times 4$ ,  $\times 8$ ,  $\times 16$ , bytes, or 16, 32, 64, or 128 bits.

# **Restrictions:**

None

# **Availability and Compatibility:**


LSA instruction is introduced by and required as of Release 6.

# Operation

$$GPR[rd] \leftarrow sign extend.32(GPR[rs] << (sa+1) + GPR[rt])$$

# **Exceptions:**

None



Format: LUI rt, immediate

MIPS32, Assembly Idiom Release 6

Purpose: Load Upper Immediate

To load a constant into the upper half of a word

**Description:**  $GPR[rt] \leftarrow immediate || 0^{16}$ 

The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is placed into GPR *rt*.

### **Restrictions:**

None.

# **Operation:**


$$GPR[rt] \leftarrow immediate \mid \mid 0^{16}$$

## **Exceptions:**

None

# **Programming Notes:**

In Release 6, LUI is an assembly idiom of AUI with rs=0.



Format: LUXC1 fd, index(base)

MIPS32 Release 2, removed in Release 6

Purpose: Load Doubleword Indexed Unaligned to Floating Point

To load a doubleword from memory to an FPR (GPR+GPR addressing), ignoring alignment

```
Description: FPR[fd] \leftarrow memory[(GPR[base] + GPR[index])_{PSIZE-1...3}]
```

The contents of the 64-bit doubleword at the memory location specified by the effective address are fetched and placed into the low word of FPR fd. The contents of GPR index and GPR base are added to form the effective address. The effective address is doubleword-aligned; EffectiveAddress<sub>2..0</sub> are ignored.

### **Restrictions:**

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**


This instruction has been removed in Release 6.

# **Operation:**

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, Watch

LW Load Word



Format: LW rt, offset(base) MIPS32

Purpose: Load Word

To load a word from memory as a signed value

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

### **Restrictions:**

Pre-Release 6: The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt] memword
```

# **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch



Format: LWC1 ft, offset(base) MIPS32

**Purpose:** Load Word to Floating Point To load a word from memory to an FPR

**Description:** FPR[ft] ← memory[GPR[base] + offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of FPR ft. If FPRs are 64 bits wide, bits 63..32 of FPR ft become **UNPREDICTABLE**. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory(CCA, WORD, pAddr, vAddr, DATA)
StoreFPR(ft, UNINTERPRETED_WORD, memword)
```

## **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch



Format: LWC2 rt, offset(base) MIPS32

**Purpose:** Load Word to Coprocessor 2

To load a word from memory to a COP2 register.

**Description:** CPR[2,rt,0] ← memory[GPR[base] + offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of *COP2* (Coprocessor 2) general register *rt*. The signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if +EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

### **Availability and Compatibility**

This instruction has been recoded for Release 6.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)
CPR[2,rt,0] ← memword
```


# **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch

## **Programming Notes:**

Release 6 implements an 11-bit offset, whereas all release levels lower than Release 6 implement a 16-bit offset.

LWE Load Word EVA



Format: LWE rt, offset(base) MIPS32

**Purpose:** Load Word EVA

To load a word from user mode virtual address space when executing in kernel mode.

```
Description: GPR[rt] ← memory[GPR[base] + offset]
```

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The LWE instruction functions the same as the LW instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

Pre-Release 6: The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt] ← memword
```

## **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

LWL Load Word Left



**Format:** LWL rt, offset(base)

MIPS32, removed in Release 6

Purpose: Load Word Left

To load the most-significant part of a word as a signed value from an unaligned memory address

**Description:** GPR[rt] ← GPR[rt] MERGE memory[GPR[base] + offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

The most-significant 1 to 4 bytes of W is in the aligned word containing the EffAddr. This part of W is loaded into the most-significant (left) part of the word in GPR rt. The remaining least-significant part of the word in GPR rt is unchanged.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, 2 bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these 2 bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word





Figure 4.1 Unaligned Word Load Using LWL and LWR

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address ( $vAddr_{1..0}$ ), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

LWL Load Word Left

Figure 4.2 Bytes Loaded by LWL Instruction



#### **Restrictions:**

None

## **Availability and Compatibility:**

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

## **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch


# **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

## **Historical Information:**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.

LWLE Load Word Left EVA



Format: LWLE rt, offset(base)

MIPS32, removed in Release 6

Purpose: Load Word Left EVA

To load the most-significant part of a word as a signed value from an unaligned user mode virtual address while executing in kernel mode.

**Description:**  $GPR[rt] \leftarrow GPR[rt]$  MERGE memory[GPR[base] + offset]

The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

The most-significant 1 to 4 bytes of W is in the aligned word containing the EffAddr. This part of W is loaded into the most-significant (left) part of the word in GPR rt. The remaining least-significant part of the word in GPR rt is unchanged.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W(2 bytes) is in the aligned word containing the most-significant byte at 2.

- 1. LWLE loads these 2 bytes into the left part of the destination register word and leaves the right part of the destination word unchanged.
- 2. The complementary LWRE loads the remainder of the unaligned word.

Word at byte 2 in big-endian memory; each memory byte contains its own address - significance most least 0 3 5 6 Memory initial contents GPR 24 initial contents b С g h sign bit (31) extend After executing LWLE \$24,2(\$0) sign bit (31) extend 2 3 Then after LWRE \$24,5(\$0)

Figure 4.3 Unaligned Word Load Using LWLE and LWRE

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address ( $vAddr_{1..0}$ ), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

The LWLE instruction functions the same as the LWL instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

LWLE Load Word Left EVA

Memory contents and byte offsets Initial contents of Dest Register 0 1 2 3 ←big-endian Κ offset (vAddr<sub>1..0</sub>) 1 J L е h g 0 ←little-endian most least significance most least significance Destination register contents after instruction (shaded is unchanged) Big-endian vAddr<sub>1..0</sub> Little-endian J Κ 0 L f q h J h h Κ L L g K L h 2 Κ L h g L h 3 J Κ L g

Figure 4.4 Bytes Loaded by LWLE Instruction

#### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

### **Availability and Compatibility:**

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

## **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

# **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

## **Historical Information:**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the

LWLE Load Word Left EVA

same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.

LWLE Load Word Left EVA

LWPC Load Word PC-relative

31	26	25	21 2	0 19	18	)
PCREL 111011		rs	L	WPC 01	offset	
6		5	•	2	19	_

Format: LWPC rs, offset MIPS32 Release 6

Purpose: Load Word PC-relative

To load a word from memory as a signed value, using a PC-relative address.

```
Description: GPR[rs] ← memory[ PC + sign_extend( offset << 2 ) ]
```

The offset is shifted left by 2 bits, sign-extended, and added to the address of the LWPC instruction.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR rs.

### **Restrictions:**

LWPC is naturally aligned, by specification.

## **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

# **Operation**

```
vAddr ← ( PC + sign_extend(offset) << 2)
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rs] ← memword
```


## **Exceptions:**

TLB Refill, TLB Invalid, TLB Read Inhibit, Bus Error, Address Error, Watch

# **Programming Note**

The Release 6 PC-relative loads (LWPC) are considered data references.

For the purposes of watchpoints (provided by the CP0 *WatchHi* and *WatchLo* registers) and EJTAG breakpoints, the PC-relative reference is considered to be a data reference rather than an instruction reference. That is, the watchpoint or breakpoint is triggered only if enabled for data references.



**Format:** LWR rt, offset(base)

MIPS32, removed in Release 6

Purpose: Load Word Right

To load the least-significant part of a word from an unaligned memory address as a signed value

**Description:** GPR[rt] ← GPR[rt] MERGE memory[GPR[base] + offset]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

A part of W (the least-significant 1 to 4 bytes) is in the aligned word containing EffAddr. This part of W is loaded into the least-significant (right) part of the word in GPR rt. The remaining most-significant part of the word in GPR rt is unchanged.

Executing both LWR and LWL, in either order, delivers a sign-extended word value in the destination register.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, 2 bytes, is in the aligned word containing the least-significant byte at 5.

- 1. LWR loads these 2 bytes into the right part of the destination register.
- 2. The complementary LWL loads the remainder of the unaligned word.





Figure 4.5 Unaligned Word Load Using LWL and LWR

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address ( $vAddr_{1..0}$ ), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

Figure 4.6 Bytes Loaded by LWR Instruction



### **Restrictions:**

None

## Availability and Compatibility:

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>)
if BigEndianMem = 0 then
    pAddr ← pAddr<sub>PSIZE-1...2</sub> || 0<sup>2</sup>
endif
byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
memword ← LoadMemory (CCA, byte, pAddr, vAddr, DATA)
temp ← memword<sub>31...32-8*byte</sub> || GPR[rt]<sub>31-8*byte...0</sub>
GPR[rt] ← temp
```

## **Exceptions:**


TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

### **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

## **Historical Information:**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.



Format: LWRE rt, offset(base)

MIPS32, removed in Release 6

Purpose: Load Word Right EVA

To load the least-significant part of a word from an unaligned user mode virtual memory address as a signed value while executing in kernel mode.

**Description:** GPR[rt] ← GPR[rt] MERGE memory[GPR[base] + offset]

The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

A part of W (the least-significant 1 to 4 bytes) is in the aligned word containing EffAddr. This part of W is loaded into the least-significant (right) part of the word in GPR rt. The remaining most-significant part of the word in GPR rt is unchanged.

Executing both LWRE and LWLE, in either order, delivers a sign-extended word value in the destination register.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W (2 bytes) is in the aligned word containing the least-significant byte at 5.

- 1. LWRE loads these 2 bytes into the right part of the destination register.
- 2. The complementary LWLE loads the remainder of the unaligned word.

The LWRE instruction functions in exactly the same fashion as the LWR instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.




Figure 4.7 Unaligned Word Load Using LWLE and LWRE

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr<sub>1..0</sub>), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.

Memory contents and byte offsets Initial contents of Dest Register 0 2 3 ←big-endian offset (vAddr<sub>1..0</sub>) Κ 1 J L h 2 1 0 3 ←little-endian most least most least - significance- significance Destination register contents after instruction (shaded is unchanged) vAddr<sub>1..0</sub> Big-endian Little-endian Κ g 0 L е е f 1 J 1 1 J K е ī J K 2 е f ī J 3 K 1 J. 1 е f g Т

Figure 4.8 Bytes Loaded by LWRE Instruction

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

# Availability and Compatibility:

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>)
if BigEndianMem = 0 then
    pAddr ← pAddr<sub>PSIZE-1...2</sub> || 0<sup>2</sup>
endif
byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
memword ← LoadMemory (CCA, byte, pAddr, vAddr, DATA)
temp ← memword<sub>31...32-8*byte</sub> || GPR[rt]<sub>31-8*byte...0</sub>
GPR[rt] ← temp
```

# **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable


### **Programming Notes:**

The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

LWRE Load Word Right EVA

## **Historical Information:**

In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.



Format: LWXC1 fd, index(base)

MIPS32 Release 2, removed in Release 6

Purpose: Load Word Indexed to Floating Point

To load a word from memory to an FPR (GPR+GPR addressing).

```
Description: FPR[fd] ← memory[GPR[base] + GPR[index]]
```

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed into the low word of FPR fd. If FPRs are 64 bits wide, bits 63..32 of FPR fs become **UNPREDICTABLE**. The contents of GPR index and GPR base are added to form the effective address.

### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

## **Availability and Compatibility:**


This instruction has been removed in Release 6.

Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

### **Operation:**

#### **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch



Format: MADD rs, rt

MIPS32, removed in Release 6

Purpose: Multiply and Add Word to Hi, Lo

To multiply two words and add the result to Hi, Lo.

```
Description: (HI,LO) \leftarrow (HI,LO) + (GPR[rs] x GPR[rt])
```

The 32-bit word value in GPR rs is multiplied by the 32-bit word value in GPR rt, treating both operands as signed values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of HI and LO. The most significant 32 bits of the result are written into HI and the least significant 32 bits are written into LO. No arithmetic exception occurs under any circumstances.

### **Restrictions:**

This instruction does not provide the capability of writing directly to a target GPR.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

```
temp \leftarrow (HI | LO) + (GPR[rs] x GPR[rt])
HI \leftarrow temp<sub>63..32</sub>
LO \leftarrow temp<sub>31..0</sub>
```

## **Exceptions:**

None

# **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25 21	20 16	15 11	10 6	5 3	2 0
COP1X 010011		fr	ft	fs	fd	MADD 100	fmt
6		5	5	5	5	3	3

Format: MADD.fmt

MADD.S fd, fr, fs, ft MADD.D fd, fr, fs, ft MADD.PS fd, fr, fs, ft MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Multiply Add

To perform a combined multiply-then-add of FP values.

```
Description: FPR[fd] \leftarrow (FPR[fs] \times FPR[ft]) + FPR[fr]
```

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product.

The intermediate product is rounded according to the current rounding mode in FCSR. The value in FPR fr is added to the product. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt. The results and flags are as if separate floating-point multiply and add instructions were executed.

MADD.PS multiplies then adds the upper and lower halves of FPR fr, FPR fs, and FPR ft independently, and ORs together any generated exceptional conditions.

The Cause bits are ORed into the Flag bits if no exception is taken.

### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MADD.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

MADD.S and MADD.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, these instructions are to be implemented if an FPU is present either in a 32-bit or 64-bit FPU or in a 32-bit or 64-bit FP Register Mode  $(FIR_{F64}=0 \text{ or } 1, Status_{FR}=0 \text{ or } 1)$ .

This instruction has been removed in Release 6 and has been replaced by the fused multiply-add instruction. Refer to the fused multiply-add instruction 'MADDF.fmt' in this manual for more information. Release 6 does not support Paired Single (PS).

# **Operation:**

```
\label{eq:continuous_problem} \begin{split} & \text{vfr} \leftarrow \text{ValueFPR(fr, fmt)} \\ & \text{vfs} \leftarrow \text{ValueFPR(fs, fmt)} \\ & \text{vft} \leftarrow \text{ValueFPR(ft, fmt)} \\ & \text{StoreFPR(fd, fmt, (vfs } x_{\text{fmt}} \text{ vft)} +_{\text{fmt}} \text{vfr)} \end{split}
```

## **Exceptions:**

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

	31	26	25 21	20 16	15 11	10 6	5 0	
	COP1 010001		fmt	ft	fs	fd	MADDF 011000	
	COP1 010001		fmt	ft	fs	fd	MSUBF 011001	
_	6		5	5	5	5	3 3	_

```
Format: MADDF.fmt MSUBF.fmt

MADDF.S fd, fs, ft

MADDF.D fd, fs, ft

MSUBF.S fd, fs, ft

MSUBF.D fd, fs, ft

MSUBF.D fd, fs, ft

MSUBF.D fd, fs, ft
```

Purpose: Floating Point Fused Multiply Add, Floating Point Fused Multiply Subtract

MADDF.fmt: To perform a fused multiply-add of FP values.

MSUBF.fmt: To perform a fused multiply-subtract of FP values.

# **Description:**

```
\begin{split} & \texttt{MADDF.fmt: FPR[fd]} \leftarrow \texttt{FPR[fd]} + (\texttt{FPR[fs]} \times \texttt{FPR[ft]}) \\ & \texttt{MSUBF.fmt: FPR[fd]} \leftarrow \texttt{FPR[fd]} - (\texttt{FPR[fs]} \times \texttt{FPR[ft]}) \end{split}
```

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The intermediate product is calculated to infinite precision. The product is added to the value in FPR fd. The result sum is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.

(For MSUBF.fmt, the product is subtracted from the value in FPR fd.)

Cause bits are ORed into the Flag bits if no exception is taken.

### **Restrictions:**

None

## **Availability and Compatibility:**

MADDF.fmt and MSUBF.fmt are required in Release 6.

MADDF.fmt and MSUBF.fmt are not available in architectures pre-Release 6.

The fused multiply add instructions, MADDF.fmt and MSUBF.fmt, replace pre-Release 6 instructions such as MADD.fmt, MSUB.fmt, NMADD.fmt, and NMSUB.fmt. The replaced instructions were unfused multiply-add, with an intermediate rounding.

Release 6 MSUBF.fmt, fd $\leftarrow$ fd-fs $\times$ ft, corresponds more closely to pre-Release 6 NMADD.fmt, fd $\leftarrow$ fr-fs $\times$ ft, than to pre-Release 6 MSUB.fmt, fd $\leftarrow$ fs $\times$ ft-fr.

FPU scalar MADDF.fmt corresponds to MSA vector MADD.df.

FPU scalar MSUBF.fmt corresponds to MSA vector MSUB.df.

### **Operation:**

```
if not IsCoprocessorEnabled(1)
    then SignalException(CoprocessorUnusable, 1) endif
if not IsFloatingPointImplemented(fmt))
    then SignalException(ReservedInstruction) endif
```

```
\begin{array}{l} \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ \text{vfd} \leftarrow \text{ValueFPR}(\text{fd, fmt}) \\ \text{MADDF.fmt: vinf} \leftarrow \text{vfd} +_{\infty} (\text{vfs} *_{\infty} \text{vft}) \\ \text{MADDF.fmt: vinf} \leftarrow \text{vfd} -_{\infty} (\text{vfs} *_{\infty} \text{vft}) \\ \text{StoreFPR}(\text{fd, fmt, vinf}) \end{array}
```

## **Special Considerations:**

The fused multiply-add computation is performed in infinite precision, and signals Inexact, Overflow, or Underflow if and only if the final result differs from the infinite precision result in the appropriate manner.

Like most FPU computational instructions, if the flush-subnormals-to-zero mode, FCSR.FS=1, then subnormals are flushed before beginning the fused-multiply-add computation, and Inexact may be signaled.


I.e. Inexact may be signaled both by input flushing and/or by the fused-multiply-add: the conditions or ORed.

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow



Format: MADDU rs, rt

MIPS32, removed in Release 6

Purpose: Multiply and Add Unsigned Word to Hi,Lo

To multiply two unsigned words and add the result to HI, LO.

```
Description: (HI,LO) \leftarrow (HI,LO) + (GPR[rs] x GPR[rt])
```

The 32-bit word value in GPR rs is multiplied by the 32-bit word value in GPR rt, treating both operands as unsigned values, to produce a 64-bit result. The product is added to the 64-bit concatenated values of HI and LO. The most significant 32 bits of the result are written into HI and the least significant 32 bits are written into LO. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

None

This instruction does not provide the capability of writing directly to a target GPR.

## Availability and Compatibility:

This instruction has been removed in Release 6.

## **Operation:**

```
temp \leftarrow (HI | LO) + (GPR[rs] x GPR[rt])
HI \leftarrow temp<sub>63..32</sub>
LO \leftarrow temp<sub>31..0</sub>
```

#### **Exceptions:**

None

## **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31		26	25	21	20		16	15		11	10		6	5		0
	COP1 010001		fmt			ft			fs			fd			MAX 011110	
	6		5			5			5			5			6	
31		26	25	21	20		16	15		11	10		6	5		0
	COP1 010001		fmt			ft			fs			fd			MAXA 011111	
	6		5			5			5			5			6	
31		26	25	21	20		16	15		11	10		6	5		0
	COP1 010001		fmt			ft			fs			fd			MIN 011100	
	6		5		-	5			5		1	5		1	6	
31		26	25	21	20		16	15		11	10		6	5		0
	COP1 010001		fmt			ft			fs			fd			MINA 011101	
	6		5			5			5			5			6	

Fo	ormat:	MAX.fmt MIN.fmt MAXA.fmt MINA.fmt	
		MAX.S fd,fs,ft	MIPS32 Release 6
		MAX.D fd,fs,ft	MIPS32 Release 6
		MAXA.S fd,fs,ft	MIPS32 Release 6
		MAXA.D fd,fs,ft	MIPS32 Release 6
		MIN.S fd,fs,ft	MIPS32 Release 6
		MIN.D fd,fs,ft	MIPS32 Release 6
		MINA.S fd,fs,ft	MIPS32 Release 6
		MINA.D fd,fs,ft	MIPS32 Release 6

**Purpose:** Scalar Floating-Point Max/Min/maxNumMag/minNumMag

Scalar Floating-Point Maximum

Scalar Floating-Point Minimum

Scalar Floating-Point argument with Maximum Absolute Value

Scalar Floating-Point argument with Minimum Absolute Value

# **Description:**

```
MAX.fmt: FPR[fd] 
MIN.fmt: FPR[fd] 
MIN.fmt: FPR[fd] 
MIN.fmt: FPR[fd] 
MIN.fmt: FPR[fd] 
MINA.fmt: FPR
```

MAX.fmt writes the maximum value of the inputs fs and ft to the destination fd.

MIN.fmt writes the minimum value of the inputs fs and ft to the destination fd.

MAXA.fmt takes input arguments fs and ft and writes the argument with the maximum absolute value to the destination fd.

MINA.fmt takes input arguments fs and ft and writes the argument with the minimum absolute value to the destination fd.

The instructions MAX.fmt/MIN.fmt/MAXA.fmt/MINA.fmt correspond to the IEEE 754-2008 operations maxNum/

minNum/maxNumMag/minNumMag.

- MAX.fmt corresponds to the IEEE 754-2008 operation maxNum.
- MIN.fmt corresponds to the IEEE 754-2008 operation minNum.
- MAXA.fmt corresponds to the IEEE 754-2008 operation maxNumMag.
- MINA.fmt corresponds to the IEEE 754-2008 operation minNumMag.

Numbers are preferred to NaNs: if one input is a NaN, but not both, the value of the numeric input is returned. If both are NaNs, the NaN in fs is returned. <sup>1</sup>

The scalar FPU instructions MAX.fmt/MIN.fmt/MAXA.fmt/MINA.fmt correspond to the MSA instructions FMAX.df/FMIN.df/FMAXA.df/FMINA.df.

- Scalar FPU instruction MAX.fmt corresponds to the MSA vector instruction FMAX.df.
- Scalar FPU instruction MIN.fmt corresponds to the MSA vector instruction FMIN.df.
- Scalar FPU instruction MAXA.fmt corresponds to the MSA vector instruction FMAX\_A.df.
- Scalar FPU instruction MINA.fmt corresponds to the MSA vector instruction FMIN A.df.

### **Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008. See also the section "Special Cases", below.

# Availability and Compatibility:

These instructions are introduced by and required as of Release 6.

## **Operation:**

```
if not IsCoprocessorEnabled(1)
   then SignalException(CoprocessorUnusable, 1) endif
if not IsFloatingPointImplemented(fmt)
   then SignalException(ReservedInstruction) endif
v1 ← ValueFPR(fs,fmt)
v2 ← ValueFPR(ft,fmt)
if SNaN(v1) or SNaN(v2) then
   then SignalException(InvalidOperand) endif
if NaN(v1) and NaN(v2)then
   ftmp \leftarrow v1
elseif NaN(v1) then
   ftmp \leftarrow v2
elseif NaN(v2) then
   ftmp \leftarrow v1
else
   case instruction of
```

<sup>1.</sup> IEEE standard 754-2008 allows either input to be chosen if both inputs are NaNs. Release 6 specifies that the first input must be propagated.

```
\texttt{FMAX.fmt:} \qquad \texttt{ftmp} \; \leftarrow \texttt{MaxFP.fmt} \; (\texttt{ValueFPR}(\texttt{fs},\texttt{fmt}) \; , \texttt{ValueFPR}(\texttt{ft},\texttt{fmt}) \, )
    \texttt{FMIN.fmt:} \qquad \texttt{ftmp} \; \leftarrow \texttt{MinFP.fmt} \, (\texttt{ValueFPR} \, (\texttt{fs}, \texttt{fmt}) \, , \texttt{ValueFPR} \, (\texttt{ft}, \texttt{fmt}) \, )
    \texttt{FMAXA.fmt:} \quad \texttt{ftmp} \, \leftarrow \texttt{MaxAbsoluteFP.fmt} \, (\texttt{ValueFPR}(\texttt{fs,fmt}) \, , \texttt{ValueFPR}(\texttt{ft,fmt}) \, )
    FMINA.fmt: ftmp ← MinAbsoluteFP.fmt(ValueFPR(fs,fmt), ValueFPR(ft,fmt))
    end case
endif
StoreFPR (fd, fmt, ftmp)
/* end of instruction */
function MaxFP(tt, ts, n)
    /* Returns the largest argument. */
endfunction MaxFP
function MinFP(tt, ts, n)
    /* Returns the smallest argument. */
endfunction MaxFP
function MaxAbsoluteFP(tt, ts, n)
    /* Returns the argument with largest absolute value.
        For equal absolute values, returns the largest argument.*/
endfunction MaxAbsoluteFP
function MinAbsoluteFP(tt, ts, n)
    /* Returns the argument with smallest absolute value.
         For equal absolute values, returns the smallest argument.*/
endfunction MinAbsoluteFP
function NaN(tt, ts, n)
    /* Returns true if the value is a NaN */
    return SNaN(value) or QNaN(value)
endfunction MinAbsoluteFP
```

Table 4.1 Special Cases for FP MAX, MIN, MAXA, MINA

Ор	erand	Other		Release 6 Instructions								
fs	ft	Other	MAX	MIN	MAXA	MINA						
-0.0	0.0		0.0	-0.0	0.0	-0.0						
0.0	-0.0											
QNaN	#		#	#	#	#						
#	QNaN											
QNaN1	QNaN2	Release 6	QNan1	QNaN1	QNaN1	QNaN1						
		IEEE 754 2008	Arbitrary choice. Not allowed to clear sign bit.									

Table 4.1 Special Cases for FP MAX, MIN, MAXA, MINA

Ор	Operand				Release 6 Instruction	ns					
fs	ft	Other MAX MIN MAXA MINA									
Either or bo SNaN	th operands	Invalid Operation exception enabled		valid Operation not written	on Exception.						
			Treat as if	the SNaN w	ere a QNaN (do not quieten	the result).					

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

31	26	25 21	20	16	15	11	10	3	2	0
COP0 010000		MF 00000		rt	rd		00000000		sel	
6		5		5	5		8		3	

Format: MFC0 rt, rd MIPS32
MFC0 rt, rd, sel MIPS32

**Purpose:** Move from Coprocessor 0

To move the contents of a coprocessor 0 register to a general register.

```
Description: GPR[rt] ← CPR[0,rd,sel]
```

The contents of the coprocessor 0 register specified by the combination of *rd* and *sel* are loaded into general register *rt*. Not all coprocessor 0 registers support the *sel* field. In those instances, the *sel* field must be zero.

### **Restrictions:**

Pre-Release 6: The results are **UNDEFINED** if coprocessor 0 does not contain a register as specified by rd and sel.

Release 6: Reading a reserved register or a register that is not implemented for the current core configuration returns 0.

## **Operation:**

```
reg = rd
if IsCoprocessorRegisterImplemented(0, reg, sel) then
  data ← CPR[0, reg, sel]
  GPR[rt] ← data
else
  if ArchitectureRevision() ≥ 6 then
      GPR[rt] ← 0
  else
      UNDEFINED
  endif
endif
```

## **Exceptions:**

31	26	25 21	20 16	15 11	10 0	1
COP1 010001		MF 00000	rt	fs	0 000 0000 0000	
6		5	5	5	11	

Format: MFC1 rt, fs MIPS32

Purpose: Move Word From Floating Point

To copy a word from an FPU (CP1) general register to a GPR.

**Description:** GPR[rt] ← FPR[fs]

The contents of FPR fs are loaded into general register rt.

## **Restrictions:**

# **Operation:**

```
data ← ValueFPR(fs, UNINTERPRETED_WORD)
GPR[rt] ← data
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Historical Information:**

For MIPS I, MIPS II, and MIPS III the contents of GPR *rt* are **UNPREDICTABLE** for the instruction immediately following MFC1.

31	26	25	21	20	16	15	11	10	8	7	C	)
COP2 010010		MF 00000		rt					In	ıpl		
6		5		5								

Format: MFC2 rt, Impl
MFC2, rt, Impl, sel
MIPS32

The syntax shown above is an example using MFC1 as a model. The specific syntax is implementation dependent.

**Purpose:** Move Word From Coprocessor 2

To copy a word from a COP2 general register to a GPR.

**Description:** GPR[rt] ← CP2CPR[Impl]

The contents of the coprocessor 2 register denoted by the *Impl* field are and placed into general register *rt*. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

# **Restrictions:**

The results are **UNPREDICTABLE** if the *Impl* field specifies a coprocessor 2 register that does not exist.

## **Operation:**

```
data ← CP2CPR[Impl]
GPR[rt] ← data
```

# **Exceptions:**

Coprocessor Unusable

	31	26	25	21	20 16	3 15	5 11	10 3	2	0
	COP0 010000		MFH 00010		rt		rd	0 00000000		sel
,	6		5		5		5	8		3

Format: MFHC0 rt, rd MIPS32 Release 5
MFHC0 rt, rd, sel MIPS32 Release 5

**Purpose:** Move from High Coprocessor 0

To move the contents of the upper 32 bits of a Coprocessor 0 register, extended by 32-bits, to a general register.

```
Description: GPR[rt] \leftarrow CPR[0, rd, sel][63:32]
```

The contents of the Coprocessor 0 register specified by the combination of *rd* and *sel* are loaded into general register *rt*. Not all Coprocessor 0 registers support the *sel* field, and in those instances, the *sel* field must be zero.

The MFHC0 operation is not affected when the Coprocessor 0 register specified is the *EntryLo0* or the *EntryLo1* register. Data is read from the upper half of the 32-bit register extended to 64-bits without modification before writing to the GPR. This is because RI and XI bits are not repositioned on write from GPR to *EntryLo0* or the *EntryLo1*.

#### **Restrictions:**

Pre-Release 6: The results are **UNDEFINED** if Coprocessor 0 does not contain a register as specified by *rd* and *sel*, or the register exists but is not extended by 32-bits,or the register is extended for XPA, but XPA is not supported or enabled.

Release 6: Reading the high part of a register that is reserved, not implemented for the current core configuration, or that is not extended beyond 32 bits returns 0.

# **Operation:**

```
if Config5<sub>MVH</sub> = 0 then SignalException(ReservedInstruction) endif
reg ← rd
if IsCoprocessorRegisterImplemented(0, reg, sel) and
    IsCoprocessorRegisterExtended(0, reg, sel) then
    data ← CPR[0, reg, sel]
    GPR[rt] ← data<sub>63..32</sub>
else
    if ArchitectureRevision() ≥ 6 then
        GPR[rt] ← 0
    else
        UNDEFINED
    endif
endif
```

## **Exceptions:**

31	26	25	21	20 16	15	11	10 0	
COP1 010001		MFH 00011		rt		fs	0 000 0000 0000	
6		5		5		5	11	

Format: MFHC1 rt, fs MIPS32 Release 2

Purpose: Move Word From High Half of Floating Point Register

To copy a word from the high half of an FPU (CP1) general register to a GPR.

**Description:**  $GPR[rt] \leftarrow FPR[fs]_{63..32}$ 

The contents of the high word of FPR fs are loaded into general register rt. This instruction is primarily intended to support 64-bit floating point units on a 32-bit CPU, but the semantics of the instruction are defined for all cases.

## **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

The results are **UNPREDICTABLE** if *Status*<sub>FR</sub> = 0 and fs is odd.

# **Operation:**

```
data \leftarrow ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)<sub>63..32</sub> GPR[rt] \leftarrow data
```

# **Exceptions:**

31	26	25 21	20	16	15 11	10		3	2	0
COP2 010010		MFH 00011		rt			Impl			
6		5		5			16			

Format: MFHC2 rt, Impl
MIPS32 Release 2
MFHC2, rt, rd, sel
MIPS32 Release 2

The syntax shown above is an example using MFHC1 as a model. The specific syntax is implementation dependent.

Purpose: Move Word From High Half of Coprocessor 2 Register

To copy a word from the high half of a COP2 general register to a GPR.

**Description:** GPR[rt]  $\leftarrow$  CP2CPR[Impl]<sub>63..32</sub>

The contents of the high word of the coprocessor 2 register denoted by the *Impl* field are placed into GPR *rt*. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

### **Restrictions:**

The results are **UNPREDICTABLE** if the *Impl* field specifies a coprocessor 2 register that does not exist, or if that register is not 64 bits wide.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

# **Operation:**

```
data \leftarrow CP2CPR[Impl]<sub>63..32</sub>
GPR[rt] \leftarrow data
```

### **Exceptions:**

Format: MFHI rd MIPS32, removed in Release 6

**Purpose:** Move From HI Register

To copy the special purpose HI register to a GPR.

**Description:** GPR[rd] ← HI

The contents of special register HI are loaded into GPR rd.

### **Restrictions:**

None

# Availability and Compatibility:

This instruction has been removed in Release 6.

## **Operation:**

# **Exceptions:**

None

### **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not modify the *HI* register. If this restriction is violated, the result of the MFHI is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

31	26	25 16	15	11	10 6	5	0
SPECIAL 000000		00 0000 0000	r	rd	0 00000	MFLO 010010	
6		10		5	5	6	

Format: MFLO rd MIPS32, removed in Release 6

Purpose: Move From LO Register

To copy the special purpose *LO* register to a GPR.

**Description:** GPR[rd] ← LO

The contents of special register LO are loaded into GPR rd.

## **Restrictions:**

None

# Availability and Compatibility:

This instruction has been removed in Release 6.

## **Operation:**

# **Exceptions:**

None

### **Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFLO must not modify the *HI* register. If this restriction is violated, the result of the MFLO is **UNPREDICTABLE**. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.

MOV.fmt Floating Point Move

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0 00000	fs	fd	MOV 000110
6		5	5	5	5	6

Format: MOV.fmt

MOV.S fd, fs MOV.D fd, fs MOV.PS fd, fs MIPS32 MIPS32

MIPS64,MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Move

To move an FP value between FPRs.

**Description:**  $FPR[fd] \leftarrow FPR[fs]$ 

The value in FPR fs is placed into FPR fd. The source and destination are values in format fmt. In paired-single format, both the halves of the pair are copied to fd.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOV.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

MOV.PS has been removed in Release 6.

### **Operation:**

```
StoreFPR(fd, fmt, ValueFPR(fs, fmt))
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

**Unimplemented Operation** 

31	26	25 21	20	18	17	16	15	1	11	10	6	5	0
SPECIAL 000000		rs		cc	0	tf 0		rd		0 00000		MOVCI 000001	
6		5		3	1	1		5		5		6	

Format: MOVF rd, rs, cc

MIPS32, removed in Release 6

**Purpose:** Move Conditional on Floating Point False

To test an FP condition code then conditionally move a GPR.

**Description:** if FPConditionCode(cc) = 0 then  $GPR[rd] \leftarrow GPR[rs]$ 

If the floating point condition code specified by CC is zero, then the contents of GPR rs are placed into GPR rd.

## **Restrictions:**

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

```
if FPConditionCode(cc) = 0 then
    GPR[rd] ← GPR[rs]
endif
```

## **Exceptions:**

Reserved Instruction, Coprocessor Unusable

31	26	25 21	20	18	17	16	15	11	10 6	5	0	
COP1 010001		fmt		cc	0	tf 0	fs		fd		MOVCF 010001	
6		5		3	1	1	5		5		6	

Format: MOVF.fmt

MOVF.S fd, fs, cc MOVF.D fd, fs, cc MOVF.PS fd, fs, cc MIPS32, removed in Release 6 MIPS32, removed in Release 6 removed in Release 6

**Purpose:** Floating Point Move Conditional on Floating Point False

To test an FP condition code then conditionally move an FP value.

```
Description: if FPConditionCode(cc) = 0 then FPR[fd] \leftarrow FPR[fs]
```

If the floating point condition code specified by CC is zero, then the value in FPR fs is placed into FPR fd. The source and destination are values in format fmt.

If the condition code is not zero, then FPR fs is not copied and FPR fd retains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes **UNPREDICTABLE**.

MOVF.PS merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is zero, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is zero. The CC field must be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*. If the fields are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*. If it is not, the result is **UNPREDITABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVF.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

This instruction has been removed in Release 6 and has been replaced by the 'SEL.fmt' instruction. Refer to the SEL.fmt instruction in this manual for more information. Release 6 does not support Paired Single (PS).

### **Operation:**

```
if FPConditionCode(cc) = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
```

### **Exceptions:**

# **Floating Point Exceptions:**

Unimplemented Operation

31	26	25 2	1 20	16	15	11	10 6	5 5	5	0
SPECIAL 000000		rs		rt	rd		0 00000		MOVN 001011	
6		5		5	5		5		6	

Format: MOVN rd, rs, rt

MIPS32, removed in Release 6

**Purpose:** Move Conditional on Not Zero

To conditionally move a GPR after testing a GPR value.

**Description:** if GPR[rt] ≠ 0 then GPR[rd] ← GPR[rs]

If the value in GPR rt is not equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

# Availability and Compatibility:

This instruction has been removed in Release 6 and has been replaced by the 'SELNEZ' instruction. Refer to the SELNEZ instruction in this manual for more information.

### **Operation:**

```
if GPR[rt] ≠ 0 then
    GPR[rd] ← GPR[rs]
endif
```

### **Exceptions:**

None

# **Programming Notes:**

The non-zero value tested might be the *condition true* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.

31	26	25 21	20 16	15 11	10 6	5	0
COP1 010001		fmt	rt	fs	fd	MOVN 010011	
6		5	5	5	5	6	

```
Format: MOVN.fmt

MOVN.S fd, fs, rt

MOVN.D fd, fs, rt

MOVN.PS fd, fs, rt
```

MIPS32, removed in Release 6 MIPS32, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Move Conditional on Not Zero

To test a GPR then conditionally move an FP value.

```
Description: if GPR[rt] \neq 0 then FPR[fd] \leftarrow FPR[fs]
```

If the value in GPR rt is not equal to zero, then the value in FPR fs is placed in FPR fd. The source and destination are values in format fmt.

If GPR rt contains zero, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVN.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

This instruction has been removed in Release 6 and has been replaced by the 'SELNEZ.fmt' instruction. Refer to the SELNEZ.fmt instruction in this manual for more information. Release 6 does not support Paired Single (PS).

### **Operation:**

```
if GPR[rt] ≠ 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### Floating Point Exceptions:

Unimplemented Operation

31	26	25 2	1 2	20 18	17	16	15	11	10	6	5		0
SPECIAL 000000		rs		cc	0	tf 1	rd		00000			OVCI 00001	
6		5		3	1	1	5		5			6	

Format: MOVT rd, rs, cc

MIPS32, removed in Release 6

Purpose: Move Conditional on Floating Point True

To test an FP condition code then conditionally move a GPR.

**Description:** if FPConditionCode(cc) = 1 then  $GPR[rd] \leftarrow GPR[rs]$ 

If the floating point condition code specified by CC is one, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

```
if FPConditionCode(cc) = 1 then
    GPR[rd] ← GPR[rs]
endif
```

# **Exceptions:**

Reserved Instruction, Coprocessor Unusable

31	26	25 21	20 18	17	16	15	11	10 6	5	0
COP1 010001		fmt	cc	0	tf 1	fs		fd	MOVCF 010001	
6		5	3	1	1	5		5	6	

```
Format: MOVT.fmt

MOVT.S fd, fs, cc

MOVT.D fd, fs, cc

MOVT.PS fd, fs, cc
```

MIPS32, removed in Release 6 MIPS32, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Move Conditional on Floating Point True To test an FP condition code then conditionally move an FP value.

```
Description: if FPConditionCode(cc) = 1 then FPR[fd] \leftarrow FPR[fs]
```

If the floating point condition code specified by CC is one, then the value in FPR fs is placed into FPR fd. The source and destination are values in format fmt.

If the condition code is not one, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes **UNPREDICTABLE**.

MOVT.PS merges the lower half of FPR fs into the lower half of FPR fd if condition code CC is one, and independently merges the upper half of FPR fs into the upper half of FPR fd if condition code CC+1 is one. The CC field should be even; if it is odd, the result of this operation is **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### Restrictions:

The fields *fs* and *fd* must specify FPRs valid for operands of type *fmt*. If the fields are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVT.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility**

This instruction has been removed in Release 6 and has been replaced by the 'SEL.fmt' instruction. Refer to the SEL.fmt instruction in this manual for more information. Release 6 does not support Paired Single (PS).

#### **Operation:**

```
if FPConditionCode(cc) = 1 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

### **Exceptions:**

# **Floating Point Exceptions:**

Unimplemented Operation

MOVZ Move Conditional on Zero

3	1 26	25	21	20 16	15 11	10 6	5 0	
	SPECIAL 000000		rs	rt	rd	0 00000	MOVZ 001010	
	6		5	5	5	5	6	_

Format: MOVZ rd, rs, rt

MIPS32, removed in Release 6

Purpose: Move Conditional on Zero

To conditionally move a GPR after testing a GPR value.

**Description:** if GPR[rt] = 0 then GPR[rd] ← GPR[rs]

If the value in GPR rt is equal to zero, then the contents of GPR rs are placed into GPR rd.

#### **Restrictions:**

None

# Availability and Compatibility:

This instruction has been removed in Release 6 and has been replaced by the 'SELEQZ' instruction. Refer to the SELEQZ instruction in this manual for more information.

### **Operation:**

```
if GPR[rt] = 0 then
    GPR[rd] ← GPR[rs]
endif
```

### **Exceptions:**

None

# **Programming Notes:**

The zero value tested might be the *condition false* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.

;	31	26	25 21	20 16	15 11	10 6	5 0	
	COP1 010001		fmt	rt	fs	fd	MOVZ 010010	
	6		5	5	5	5	6	_

```
Format: MOVZ.fmt

MOVZ.S fd, fs, rt

MOVZ.D fd, fs, rt

MOVZ.PS fd, fs, rt
```

MIPS32, removed in Release 6 MIPS32, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Move Conditional on Zero To test a GPR then conditionally move an FP value.

```
Description: if GPR[rt] = 0 then FPR[fd] \leftarrow FPR[fs]
```

If the value in GPR rt is equal to zero then the value in FPR fs is placed in FPR fd. The source and destination are values in format fmt.

If GPR rt is not zero, then FPR fs is not copied and FPR fd contains its previous value in format fmt. If fd did not contain a value either in format fmt or previously unused data from a load or move-to operation that could be interpreted in format fmt, then the value of fd becomes **UNPREDICTABLE**.

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of MOVZ.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

This instruction has been removed in Release 6 and has been replaced by the 'SELEQZ.fmt' instruction. Refer to the SELEQZ.fmt instruction in this manual for more information. Release 6 does not support Paired Single (PS).

### **Operation:**


```
if GPR[rt] = 0 then
    StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else
    StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### Floating Point Exceptions:

**Unimplemented Operation** 



Format: MSUB rs, rt

MIPS32, removed in Release 6

Purpose: Multiply and Subtract Word to Hi, Lo

To multiply two words and subtract the result from HI, LO.

```
Description: (HI,LO) \leftarrow (HI,LO) - (GPR[rs] x GPR[rt])
```

The 32-bit word value in GPR rs is multiplied by the 32-bit value in GPR rt, treating both operands as signed values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of Hl and LO. The most significant 32 bits of the result are written into Hl and the least significant 32 bits are written into LO. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

No restrictions in any architecture releases except Release 6.

This instruction does not provide the capability of writing directly to a target GPR.

### Availability and Compatibility:

This instruction has been removed in Release 6.

# **Operation:**

```
temp \leftarrow (HI || LO) - (GPR[rs] x GPR[rt]) HI \leftarrow temp<sub>63..32</sub> LO \leftarrow temp<sub>31..0</sub>
```

#### **Exceptions:**

None

### **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25 21	20 16	15 11	10 6	5 3	2 0
COP1X 010011		fr	ft	fs	fd	MSUB 101	fmt
6		5	5	5	5	3	3

Format: MSUB.fmt

MSUB.S fd, fr, fs, ft MSUB.D fd, fr, fs, ft MSUB.PS fd, fr, fs, ft MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Multiply Subtract

To perform a combined multiply-then-subtract of FP values.

```
Description: FPR[fd] ← (FPR[fs] x FPR[ft]) - FPR[fr]
```

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The intermediate product is rounded according to the current rounding mode in FCSR. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt. The results and flags are as if separate floating-point multiply and subtract instructions were executed.

MSUB.PS multiplies then subtracts the upper and lower halves of FPR fr, FPR fs, and FPR ft independently, and ORs together any generated exceptional conditions.

The Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MSUB.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

### **Availability and Compatibility:**

MSUB.S and MSUB.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, these instructions are to be implemented if an FPU is present, either in a 32-bit or 64-bit FPU or in a 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

This instruction has been removed in Release 6 and has been replaced by the fused multiply-subtract instruction. Refer to the fused multiply-subtract instruction 'MSUBF.fmt' in this manual for more information. Release 6 does not support Paired Single (PS).


#### **Operation:**

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, (vfs} \times_{\text{fmt}} \text{vft}) -_{\text{fmt}} \text{vfr})) \end{split}
```

#### **Exceptions:**

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow



Format: MSUBU rs, rt

MIPS32, removed in Release 6

Purpose: Multiply and Subtract Word to Hi, Lo

To multiply two words and subtract the result from HI, LO.

```
Description: (HI,LO) \leftarrow (HI,LO) - (GPR[rs] \times GPR[rt])
```

The 32-bit word value in GPR rs is multiplied by the 32-bit word value in GPR rt, treating both operands as unsigned values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values of HI and LO. The most significant 32 bits of the result are written into HI and the least significant 32 bits are written into LO. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

This instruction does not provide the capability of writing directly to a target GPR.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

```
temp \leftarrow (HI || LO) - (GPR[rs] \times GPR[rt]) HI \leftarrow temp<sub>63..32</sub> LO \leftarrow temp<sub>31..0</sub>
```

## **Exceptions:**

None

# **Programming Notes:**

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25	21	20	16	15	11	10	3	2	0
COP0 010000		MT 00100		rt			rd	0 0000 000		sel	
6		5		5			5	8		3	

Format: MTC0 rt, rd MIPS32
MTC0 rt, rd, sel MIPS32

**Purpose:** Move to Coprocessor 0

To move the contents of a general register to a coprocessor 0 register.

```
Description: CPR[0, rd, sel] ← GPR[rt]
```

The contents of general register rt are loaded into the coprocessor 0 register specified by the combination of rd and sel. Not all coprocessor 0 registers support the sel field. In those instances, the sel field must be set to zero.

In Release 5, for a 32-bit processor, the MTC0 instruction writes all zeroes to the high-order bits of selected CP0 registers that have been extended beyond 32 bits. This is required for compatibility with legacy software that does not use MTHC0, yet has hardware support for extended CP0 registers (such as for Extended Physical Addressing (XPA)). Because MTC0 overwrites the result of MTHC0, software must first read the high-order bits before writing the low-order bits, then write the high-order bits back either modified or unmodified. For initialization of an extended register, software may first write the low-order bits, then the high-order bits, without first reading the high-order bits.

#### **Restrictions:**

Pre-Release 6: The results are **UNDEFINED** if coprocessor 0 does not contain a register as specified by *rd* and *sel*.

Release 6: Writes to a register that is reserved or not defined for the current core configuration are ignored.

### **Operation:**

```
data ← GPR[rt]
req ← rd
if IsCoprocessorRegisterImplemented (0, reg, sel) then
   CPR[0,reg,sel] \leftarrow data
   if (Config5_{XPA} = 1) then
   // The most-significant bit may vary by register. Only supported
   // bits should be written 0. Extended LLAddr is not written with 0s,
   // as it is a read-only register. BadVAddr is not written with 0s, as
   // it is read-only
   if (Config3_{LPA} = 1) then
       if (reg,sel = EntryLo0 or EntryLo1) then CPR[0,reg,sel]_{63:32} = 0^{32}
       if (reg, sel = MAAR) then CPR[0, reg, sel]_{63:32} = 0^{32} endif
           // TagLo is zeroed only if the implementation-dependent bits
           // are writeable
       if (reg, sel = TagLo) then CPR[0, reg, sel]_{63.32} = 0^{32} endif
       if (Config3_{VZ} = 1) then
           if (reg, sel = EntryHi) then CPR[0, reg, sel]_{63:32} = 0^{32} endif
   endif
   endif
else
   if ArchitectureRevision() ≥ 6 then
   // nop (no exceptions, coprocessor state not modified)
   else
       UNDEFINED
```

MTC0 Move to Coprocessor 0

endif endif

# **Exceptions:**

31	26	25 21	20 16	15 11	10 0	
COP1 010001		MT 00100	rt	fs	0 000 0000 0000	
6		5	5	5	11	

Format: MTC1 rt, fs MIPS32

**Purpose:** Move Word to Floating Point

To copy a word from a GPR to an FPU (CP1) general register.

**Description:** FPR[fs] ← GPR[rt]

The low word in GPR rt is placed into the low word of FPR fs.

### **Restrictions:**

# **Operation:**

```
\label{eq:data} \begin{array}{l} \text{data} \leftarrow \text{GPR[rt]}_{31..0} \\ \text{StoreFPR(fs, UNINTERPRETED\_WORD, data)} \end{array}
```

# **Exceptions:**

Coprocessor Unusable

# **Historical Information:**

For MIPS I, MIPS II, and MIPS III the value of FPR *fs* is **UNPREDICTABLE** for the instruction immediately following MTC1.

31	26	25 21	20 16	15 11	10	8 7	0
COP2 010010		MT 00100	rt			Impl	
6		5	5			16	

Format: MTC2 rt, Impl
MTC2 rt, Impl, sel

MIPS32
MIPS32

The syntax shown above is an example using MTC1 as a model. The specific syntax is implementation-dependent.

**Purpose:** Move Word to Coprocessor 2

To copy a word from a GPR to a COP2 general register.

**Description:** CP2CPR[Impl] ← GPR[rt]

The low word in GPR *rt* is placed into the low word of a Coprocessor 2 general register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

#### **Restrictions:**

The results are **UNPREDICTABLE** if the *Impl* field specifies a Coprocessor 2 register that does not exist.

### **Operation:**

```
data ← GPR[rt]
CP2CPR[Impl] ← data
```

# **Exceptions:**

31	26	25	21	20	16	15	11	10	0	3	2	0
COP0 010000		MTH 00110		rt			rd		0 0000 0000		se	1
6		5		5			5		8		3	

Format: MTHC0 rt, rd MIPS32 Release 5
MTHC0 rt, rd, sel MIPS32 Release 5

**Purpose:** Move to High Coprocessor 0

To copy a word from a GPR to the upper 32 bits of a CP0 general register that has been extended by 32 bits.

```
Description: CPR[0, rd, sel] [63:32] ← GPR[rt]
```

The contents of general register *rt* are loaded into the Coprocessor 0 register specified by the combination of *rd* and *sel*. Not all Coprocessor 0 registers support the *sel* field; the *sel* field must be set to zero.

#### **Restrictions:**

Pre-Release 6: The results are **UNDEFINED** if Coprocessor 0 does not contain a register as specified by *rd* and *sel*, or if the register exists but is not extended by 32 bits, or the register is extended for XPA, but XPA is not supported or enabled.

Release 6: A write to the high part of a register that is reserved, not implemented for the current core, or that is not extended beyond 32 bits is ignored.

### **Operation:**

# **Exceptions:**

31	26	25 21	20 16	15	11	10	0
COP1 010001		MTH 00111	rt	fs		0 000 0000 0000	
6		5	5	5		11	

Format: MTHC1 rt, fs MIPS32 Release 2

Purpose: Move Word to High Half of Floating Point Register

To copy a word from a GPR to the high half of an FPU (CP1) general register.

```
Description: FPR[fs]_{63...32} \leftarrow GPR[rt]
```

The word in GPR rt is placed into the high word of FPR fs. This instruction is primarily intended to support 64-bit floating point units on a 32-bit CPU, but the semantics of the instruction are defined for all cases.

# **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

The results are **UNPREDICTABLE** if  $Status_{FR} = 0$  and fs is odd.

## **Operation:**

```
newdata ← GPR[rt]

olddata ← ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)<sub>31..0</sub>


StoreFPR(fs, UNINTERPRETED_DOUBLEWORD, newdata | olddata)
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Programming Notes**

When paired with MTC1 to write a value to a 64-bit FPR, the MTC1 must be executed first, followed by the MTHC1. This is because of the semantic definition of MTC1, which is not aware that software is using an MTHC1 instruction to complete the operation, and sets the upper half of the 64-bit FPR to an **UNPREDICTABLE** value.



Format: MTHC2 rt, Impl
MTHC2 rt, Impl, sel

MTHC2 rt, Impl, sel

MIPS32 Release 2

MIPS32 Release 2

The syntax shown above is an example using MTHC1 as a model. The specific syntax is implementation dependent.

Purpose: Move Word to High Half of Coprocessor 2 Register

To copy a word from a GPR to the high half of a COP2 general register.

**Description:**  $CP2CPR[Impl]_{63..32} \leftarrow GPR[rt]$ 

The word in GPR *rt* is placed into the high word of coprocessor 2 general register denoted by the *Impl* field. The interpretation of the *Impl* field is left entirely to the Coprocessor 2 implementation and is not specified by the architecture.

#### **Restrictions:**

The results are **UNPREDICTABLE** if the *Impl* field specifies a coprocessor 2 register that does not exist, or if that register is not 64 bits wide.

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

# **Operation:**

```
data \leftarrow GPR[rt]
CP2CPR[Impl] \leftarrow data || CPR[2,rd,sel]<sub>31..0</sub>
```


# **Exceptions:**

Coprocessor Unusable, Reserved Instruction

#### **Programming Notes**

When paired with MTC2 to write a value to a 64-bit CPR, the MTC2 must be executed first, followed by the MTHC2. This is because of the semantic definition of MTC2, which is not aware that software is using an MTHC2 instruction to complete the operation, and sets the upper half of the 64-bit CPR to an **UNPREDICTABLE** value.

MTHI Move to HI Register



Format: MTHI rs MIPS32, removed in Release 6

Purpose: Move to HI Register

To copy a GPR to the special purpose HI register.

**Description:** HI ← GPR[rs]

The contents of GPR rs are loaded into special register Hl.

#### **Restrictions:**

A computed result written to the *HI/LO* pair by DIV, DIVU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are **UNPREDICTABLE**. The following example shows this illegal situation:

```
MULT r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTHI r6
... # code not containing mflo
MFLO r3 # this mflo would get an UNPREDICTABLE value
```

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

#### **Operation:**

```
HI ← GPR[rs]
```


### **Exceptions:**

None

# **Historical Information:**

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32, this restriction does not exist.

MTLO Move to LO Register



Format: MTLO rs MIPS32, removed in Release 6

**Purpose:** Move to LO Register

To copy a GPR to the special purpose LO register.

**Description:** LO ← GPR[rs]

The contents of GPR rs are loaded into special register LO.

#### **Restrictions:**

A computed result written to the *HI/LO* pair by DIV, DIVU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either *HI* or *LO*.

If an MTLO instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *HI* are **UNPREDICTABLE**. The following example shows this illegal situation:

```
MULT r2,r4 # start operation that will eventually write to HI,LO
... # code not containing mfhi or mflo
MTLO r6
... # code not containing mfhi
MFHI r3 # this mfhi would get an UNPREDICTABLE value
```

#### **Availability and Compatibility:**

This instruction has been removed in Release 6.

#### **Operation:**


```
LO ← GPR[rs]
```

### **Exceptions:**

None

# **Historical Information:**

In MIPS I-III, if either of the two preceding instructions is MFHI, the result of that MFHI is **UNPREDICTABLE**. Reads of the *HI* or *LO* special register must be separated from any subsequent instructions that write to them by two or more instructions. In MIPS IV and later, including MIPS32, this restriction does not exist.



Format: MUL rd, rs, rt

MIPS32, removed in Release 6

Purpose: Multiply Word to GPR

To multiply two words and write the result to a GPR.

**Description:** GPR[rd] ← GPR[rs] x GPR[rt]

The 32-bit word value in GPR *rs* is multiplied by the 32-bit value in GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The least significant 32 bits of the product are written to GPR *rd*. The contents of *HI* and *LO* are **UNPREDICTABLE** after the operation. No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

Note that this instruction does not provide the capability of writing the result to the HI and LO registers.

### **Availability and Compatibility:**

The pre-Release 6 MUL instruction has been removed in Release 6. It has been replaced by a similar instruction of the same mnemonic, MUL, but different encoding, which is a member of a family of single-width multiply instructions. Refer to the 'MUL' and 'MUH' instructions in this manual for more information.

# **Operation:**

```
temp ← GPR[rs] x GPR[rt]
GPR[rd] ← temp<sub>31...0</sub>
HI ← UNPREDICTABLE
LO ← UNPREDICTABLE
```

#### **Exceptions:**

None

## **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read GPR *rd* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

;	31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000		rs	rt	rd	MUL 00010	SOP30 011000
	SPECIAL 000000		rs	rt	rd	MUH 00011	SOP30 011000
	SPECIAL 000000		rs	rt	rd	MULU 00010	SOP31 011001
	SPECIAL 000000		rs	rt	rd	MUHU 00011	SOP31 011001
_	6		5	5	5	5	6

Format: MUL MUH MULU MUHU

MUL rd,rs,rtMIPS32 Release 6MUH rd,rs,rtMIPS32 Release 6MULU rd,rs,rtMIPS32 Release 6MUHU rd,rs,rtMIPS32 Release 6

**Purpose:** Multiply Integers (with result to GPR)

MUL: Multiply Words Signed, Low Word MUH: Multiply Words Signed, High Word MULU: Multiply Words Unsigned, Low Word MUHU: Multiply Words Unsigned, High Word

# **Description:**

The Release 6 multiply instructions multiply the operands in GPR[rs] and GPR[rd], and place the specified high or low part of the result, of the same width, in GPR[rd].

MUL performs a signed 32-bit integer multiplication, and places the low 32 bits of the result in the destination register.

MUH performs a signed 32-bit integer multiplication, and places the high 32 bits of the result in the destination register

MULU performs an unsigned 32-bit integer multiplication, and places the low 32 bits of the result in the destination register.

MUHU performs an unsigned 32-bit integer multiplication, and places the high 32 bits of the result in the destination register.

#### **Restrictions:**

MUL behaves correctly even if its inputs are not sign extended 32-bit integers. Bits 32-63 of its inputs do not affect the result.

MULU behaves correctly even if its inputs are not zero or sign extended 32-bit integers. Bits 32-63 of its inputs do not affect the result.

#### **Availability and Compatibility:**

These instructions are introduced by and required as of Release 6.

#### **Programming Notes:**

The low half of the integer multiplication result is identical for signed and unsigned. Nevertheless, there are distinct instructions MUL MULU. Implementations may choose to optimize a multiply that produces the low half followed by a multiply that produces the upper half. Programmers are recommended to use matching lower and upper half multiplications.

The Release 6 MUL instruction has the same opcode mnemonic as the pre-Release 6 MUL instruction. The semantics of these instructions are almost identical: both produce the low 32-bits of the 32×32=64 product; but the pre-Release 6 MUL is unpredictable if its inputs are not properly sign extended 32-bit values on a 64 bit machine, and is defined to render the HI and LO registers unpredictable, whereas the Release 6 version ignores bits 32-63 of the input, and there are no HI/LO registers in Release 6 to be affected.

### **Operation:**

#### **Exceptions:**

None

31	26	25 21	20	16	15	11	10		6	5	0
COP1 010001		fmt	ft		f	Š		fd		MUL 000010	
6		5	5		5	5		5		6	

Format: MUL.fmt

MUL.S fd, fs, ft MUL.D fd, fs, ft MUL.PS fd, fs, ft MIPS32 MIPS32

MIPS64,MIPS32 Release 3, removed in Release 6

**Purpose:** Floating Point Multiply

To multiply FP values.

**Description:** FPR[fd] ← FPR[fs] x FPR[ft]

The value in FPR fs is multiplied by the value in FPR ft. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt. MUL.PS multiplies the upper and lower halves of FPR fs and FPR ft independently, and ORs together any generated exceptional conditions.

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of MUL.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

#### **Availability and Compatibility:**

MUL.PS has been removed in Release 6.

#### **Operation:**

```
\texttt{StoreFPR} \text{ (fd, fmt, ValueFPR(fs, fmt)} \times_{\texttt{fmt}} \texttt{ValueFPR(ft, fmt))}
```


### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

MULT Multiply Word



Format: MULT rs, rt

MIPS32, removed in Release 6

Purpose: Multiply Word

To multiply 32-bit signed integers.

**Description:** (HI, LO) ← GPR[rs] x GPR[rt]

The 32-bit word value in GPR rt is multiplied by the 32-bit value in GPR rs, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is placed into special register HI.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

#### None

#### **Availability and Compatibility:**

The MULT instruction has been removed in Release 6. It has been replaced by the Multiply Low (MUL) and Multiply High (MUH) instructions, whose output is written to a single GPR. Refer to the 'MUL' and 'MUH' instructions in this manual for more information.

### **Operation:**

```
prod \leftarrow GPR[rs]<sub>31..0</sub> x GPR[rt]<sub>31..0</sub>
LO \leftarrow prod<sub>31..0</sub>
HI \leftarrow prod<sub>63..32</sub>
```

# **Exceptions:**

None


# **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

### **Implementation Note:**



Format: MULTU rs, rt

MIPS32, removed in Release 6

**Purpose:** Multiply Unsigned Word To multiply 32-bit unsigned integers.

**Description:** (HI, LO) ← GPR[rs] x GPR[rt]

The 32-bit word value in GPR *rt* is multiplied by the 32-bit value in GPR *rs*, treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register *LO*, and the high-order 32-bit word is placed into special register *HI*.

No arithmetic exception occurs under any circumstances.

#### **Restrictions:**

#### None

#### **Availability and Compatibility:**

The MULTU instruction has been removed in Release 6. It has been replaced by the Multiply Low (MULU) and Multiply High (MUHU) instructions, whose output is written to a single GPR. Refer to the 'MULU' and 'MUHU' instructions in this manual for more information.

## **Operation:**

### **Exceptions:**

None

## **Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

NAL No-op and Link

31	26	25 21	20 16	0
REGIMM 000001		0 00000	NAL 10000	offset
6		5	5	16

Format: NAL Assembly Idiom MIPS32 pre-Release 6, MIPS32 Release 6

**Purpose:** No-op and Link

**Description:** GPR [31] ← PC+8

NAL is an instruction used to read the PC.

NAL was originally an alias for pre-Release 6 instruction BLTZAL. The condition is false, so the 16-bit target offset field is ignored, but the link register, GPR 31, is unconditionally written with the address of the instruction past the delay slot.

#### **Restrictions:**

NAL is considered to be a not-taken branch, with a delay slot, and may not be followed by instructions not allowed in delay slots. Nor is NAL allowed in a delay slot or forbidden slot.

### Availability and Compatibility:

This is a deprecated instruction in Release 6. It is strongly recommended not to use this deprecated instructions because it will be removed from a future revision of the MIPS Architecture.

The pre-Release 6 instruction BLTZAL when rs is not GPR[0], is removed in Release 6, and is required to signal a Reserved Instruction exception. Release 6 adds BLTZALC, the equivalent compact conditional branch and link, with no delay slot.

This instruction, NAL, is introduced by and required as of Release 6, the mnemonic NAL becomes distinguished from the BLTZAL instruction removed in Release 6. The NAL instruction encoding, however, works on all implementations, both pre-Release 6, where it was a special case of BLEZAL, and Release 6, where it is an instruction in its own right.

NAL is provided only for compatibility with pre-Release 6 software. It is recommended that you use ADDIUPC to generate a PC-relative address.

### **Exceptions:**

None

# **Operation:**

 $GPR[31] \leftarrow PC + 8$ 

NEG.fmt Floating Point Negate

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	0 00000	fs	fd	NEG 000111
6		5	5	5	5	6

Format: NEG.fmt

NEG.S fd, fs NEG.D fd, fs NEG.PS fd, fs MIPS32 MIPS32

MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Negate

To negate an FP value.

**Description:** FPR[fd] ← -FPR[fs]

The value in FPR fs is negated and placed into FPR fd. The value is negated by changing the sign bit value. The operand and result are values in format fmt. NEG.PS negates the upper and lower halves of FPR fs independently, and ORs together any generated exceptional conditions.

If  $FIR_{\text{Has}2008}$ =0 or  $FCSR_{\text{ABS}2008}$ =0 then this operation is arithmetic. For this case, any NaN operand signals invalid operation.

If  $FCSR_{ABS2008}$ =1 then this operation is non-arithmetic. For this case, both regular floating point numbers and NAN values are treated alike, only the sign bit is affected by this instruction. No IEEE 754 exception can be generated for this case, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**. The operand must be a value in format fmt; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of NEG.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

# Availability and Compatibility:

NEG.PS has been removed in Release 6.

## **Operation:**

```
StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation

31	26	25 21	20 16	15 11	10 6	5 3	2 0
	COP1X 010011	fr	ft	fs	fd	NMADD 110	fmt
	6	5	5	5	5	3	3

Format: NMADD.fmt

NMADD.S fd, fr, fs, ft NMADD.D fd, fr, fs, ft NMADD.PS fd, fr, fs, ft MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Negative Multiply Add

To negate a combined multiply-then-add of FP values.

```
Description: FPR[fd] ← - ((FPR[fs] x FPR[ft]) + FPR[fr])
```

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The intermediate product is rounded according to the current rounding mode in FCSR. The value in FPR fr is added to the product.

The result sum is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*. The results and flags are as if separate floating-point multiply and add and negate instructions were executed.

NMADD.PS applies the operation to the upper and lower halves of FPR fr, FPR fs, and FPR ft independently, and ORs together any generated exceptional conditions.

The Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMADD.PS is **UNPREDICTABLE** if the processor is executing in the *FR*=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU.

# Availability and Compatibility:

This instruction has been removed in Release 6.

NMADD.S and NMADD.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required by MIPS32 Release 2 and subsequent versions of MIPS32. When required, these instructions are to be implemented if an FPU is present, either in a 32-bit or 64-bit FPU or in a 32-bit or 64-bit FP Register Mode ( $FIR_{F6d}$ =0 or 1,  $Status_{FR}$ =0 or 1).

## **Operation:**

```
\label{eq:continuous_problem} \begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -(\text{vfr} +_{\text{fmt}} (\text{vfs} \ x_{\text{fmt}} \ \text{vft}))) \end{split}
```

### **Exceptions:**

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

31	26	25 21	20 16	15 11	10 6	5 3	2 0
COP1X 010011		fr	ft	fs	fd	NMSUB 111	fmt
6		5	5	5	5	3	3

```
Format: NMSUB.fmt
```

```
NMSUB.S fd, fr, fs, ft
NMSUB.D fd, fr, fs, ft
NMSUB.PS fd, fr, fs, ft
```

MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6 MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Negative Multiply Subtract

To negate a combined multiply-then-subtract of FP values.

```
Description: FPR[fd] \leftarrow ((FPR[fs] \times FPR[ft]) - FPR[fr])
```

The value in FPR fs is multiplied by the value in FPR ft to produce an intermediate product. The intermediate product is rounded according to the current rounding mode in FCSR. The value in FPR fr is subtracted from the product.

The result is calculated to infinite precision, rounded according to the current rounding mode in *FCSR*, negated by changing the sign bit, and placed into FPR *fd*. The operands and result are values in format *fmt*. The results and flags are as if separate floating-point multiply and subtract and negate instructions were executed.

NMSUB.PS applies the operation to the upper and lower halves of FPR fr, FPR fs, and FPR ft independently, and ORs together any generated exceptional conditions.

The Cause bits are ORed into the Flag bits if no exception is taken.

#### **Restrictions:**

The fields fr, fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of NMSUB.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0 and not on a 32-bit FPU.

#### **Availability and Compatibility:**

This instruction has been removed in Release 6.

NMSUB.S and NMSUB.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, these instructions are to be implemented if an FPU is present, either in a 32-bit or 64-bit FPU or in a 32-bit or 64-bit FP Register Mode ( $FIR_{F6d}$ =0 or 1,  $Status_{FR}$ =0 or 1).

## **Operation:**

```
\begin{split} & \text{vfr} \leftarrow \text{ValueFPR}(\text{fr, fmt}) \\ & \text{vfs} \leftarrow \text{ValueFPR}(\text{fs, fmt}) \\ & \text{vft} \leftarrow \text{ValueFPR}(\text{ft, fmt}) \\ & \text{StoreFPR}(\text{fd, fmt, } -((\text{vfs} \ x_{\text{fmt}} \ \text{vft}) \ -_{\text{fmt}} \ \text{vfr})) \end{split}
```

### **Exceptions:**

# **Floating Point Exceptions:**

Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow

NOP No Operation

31	26	25	21	20	16	15	11	10	6	5		0
	SPECIAL 000000		0 00000	0000	00	0000	00	00	0		SLL 000000	
	6		5	5		5			5		6	

Format: NOP Assembly Idiom

**Purpose:** No Operation To perform no operation.

# **Description:**

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 0.

# **Restrictions:**

None

## **Operations:**

None

# **Exceptions:**

None

# **Programming Notes:**

The zero instruction word, which represents SLL, r0, r0, 0, is the preferred NOP for software to use to fill branch and jump delay slots and to pad out alignment sequences.

NOR Not Or

31	26	25 2	1 20	16	15	11	10	6	5	0
	SPECIAL 000000	rs		rt	rd		0 00000		NOR 100111	
	6	5		5	5		5		6	

Format: NOR rd, rs, rt MIPS32

**Purpose:** Not Or

To do a bitwise logical NOT OR.

**Description:** GPR[rd] ← GPR[rs] nor GPR[rt]

The contents of GPR *rs* are combined with the contents of GPR *rt* in a bitwise logical NOR operation. The result is placed into GPR *rd*.

# **Restrictions:**

None

## **Operation:**

GPR[rd] ← GPR[rs] nor GPR[rt]

# **Exceptions:**

None

OR Or

31	26	25	21	20	16	15	11	10		6	5	0
	SPECIAL 000000	rs		rt			rd		00000		OR 100101	
	6	5		5			5		5	•	6	,

Format: OR rd, rs, rt MIPS32

Purpose: Or

To do a bitwise logical OR.

**Description:** GPR[rd] ← GPR[rs] or GPR[rt]

The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is placed into GPR rd.

# **Restrictions:**

None


## **Operations:**

GPR[rd] ← GPR[rs] or GPR[rt]

# **Exceptions:**

None

ORI Or Immediate



Format: ORI rt, rs, immediate MIPS32

Purpose: Or Immediate

To do a bitwise logical OR with a constant.

**Description:**  $GPR[rt] \leftarrow GPR[rs]$  or immediate

The 16-bit *immediate* is zero-extended to the left and combined with the contents of GPR *rs* in a bitwise logical OR operation. The result is placed into GPR *rt*.

# **Restrictions:**

None

## **Operations:**

 $GPR[rt] \leftarrow GPR[rs]$  or zero\_extend(immediate)

# **Exceptions:**

None

ORI Or Immediate

PAUSE Wait for the LLBit to clear.

31		26	25	24	21	20 1	6	15	11	10	6	5	0
	SPECIAL 000000			0 00000		0 00000		0 00000		5 00101		SLL 000000	
	6			5		5		5		5		6	

Format: PAUSE MIPS32 Release 2/MT Module

Purpose: Wait for the LLBit to clear.

## **Description:**

Locks implemented using the LL/SC instructions are a common method of synchronization between threads of control. A lock implementation does a load-linked instruction and checks the value returned to determine whether the software lock is set. If it is, the code branches back to retry the load-linked instruction, implementing an active busy-wait sequence. The PAUSE instruction is intended to be placed into the busy-wait sequence to block the instruction stream until such time as the load-linked instruction has a chance to succeed in obtaining the software lock.

The PAUSE instruction is implementation-dependent, but it usually involves descheduling the instruction stream until the LLBit is zero.

- In a single-threaded processor, this may be implemented as a short-term WAIT operation which resumes at the next instruction when the LLBit is zero or on some other external event such as an interrupt.
- On a multi-threaded processor, this may be implemented as a short term YIELD operation which resumes at the
  next instruction when the LLBit is zero.

In either case, it is assumed that the instruction stream which gives up the software lock does so via a write to the lock variable, which causes the processor to clear the LLBit as seen by this thread of execution.

The encoding of the instruction is such that it is backward compatible with all previous implementations of the architecture. The PAUSE instruction can therefore be placed into existing lock sequences and treated as a NOP by the processor, even if the processor does not implement the PAUSE instruction.

#### **Restrictions:**

Pre-Release 6: The operation of the processor is **UNPREDICTABLE** if a PAUSE instruction is executed placed in the delay slot of a branch or jump instruction.

Release 6: Implementations are required to signal a Reserved Instruction exception if PAUSE is encountered in the delay slot or forbidden slot of a branch or jump instruction.

#### **Operations:**

## **Exceptions:**

None

#### **Programming Notes:**


The PAUSE instruction is intended to be inserted into the instruction stream after an LL instruction has set the LLBit and found the software lock set. The program may wait forever if a PAUSE instruction is executed and there is no possibility that the LLBit will ever be cleared.

An example use of the PAUSE instruction is shown below:

PAUSE Wait for the LLBit to clear.

```
acquire_lock:
                                 /* Read software lock, set hardware lock */
   ll t0, 0(a0)
   bnezc t0, acquire_lock_retry:/* Branch if software lock is taken; */
                                 /* Release 6 branch */
   addiu t0, t0, 1
                                  /* Set the software lock */
                      /* Try to store the software lock */
/* Branch if lock acquired successfully */
   sc t0, 0(a0)
  bnezc t0, 10f
   sync
acquire_lock_retry:
   pause /* Wait for LLBIT to clear before retry */
bc acquire_lock /* and retry the operation; Release 6 branch */
10:
   Critical region code
release lock:
   sync
       zero, 0(a0)
                                 /* Release software lock, clearing LLBIT */
   SW
                                  /* for any PAUSEd waiters */
```

PLL.PS Pair Lower Lower



Format: PLL.PS fd, fs, ft

MIPS32 Release 2, removed in Release 6

**Purpose:** Pair Lower Lower

To merge a pair of paired single values with realignment.

**Description:** FPR[fd] ← lower(FPR[fs]) || lower(FPR[ft])

A new paired-single value is formed by catenating the lower single of FPR fs (bits **31..0**) and the lower single of FPR fs (bits **31..0**).

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type PS. If the fields are not valid, the result is **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> | ValueFPR(ft, PS)<sub>31..0</sub>)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

PLU.PS Pair Lower Upper

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt 10110	ft	fs	fd	PLU 101101
6		5	5	5	5	6

Format: PLU.PS fd, fs, ft

MIPS32 Release 2, removed in Release 6

**Purpose:** Pair Lower Upper

To merge a pair of paired single values with realignment.

**Description:** FPR[fd] ← lower(FPR[fs]) || upper(FPR[ft])

A new paired-single value is formed by catenating the lower single of FPR fs (bits **31..0**) and the upper single of FPR ft (bits **63..32**).

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the FCSR<sub>Cause</sub> and FCSR<sub>Flags</sub> fields are not modified

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type PS. If the fields are not valid, the result is **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**


This instruction has been removed in Release 6.

## **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>31..0</sub> | ValueFPR(ft, PS)<sub>63..32</sub>)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction



Format: PREF hint, offset (base) MIPS32

Purpose: Prefetch

To move data between memory and cache.

**Description:** prefetch memory(GPR[base] + offset)

PREF adds the signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF enables the processor to take some action, typically causing data to be moved to or from the cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted as long as it does not change architecturally visible state or alter the meaning of a program. Implementations are expected either to do nothing, or to take an action that increases the performance of the program. The PrepareForStore function is unique in that it may modify the architecturally visible state.

PREF does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction.

PREF neither generates a memory operation nor modifies the state of a cache line for a location with an *uncached* memory access type, whether this type is specified by the address segment (e.g., kseg1), the programmed cacheability and coherency attribute of a segment (e.g., the use of the *KO*, *KU*, or *K23* fields in the *Config* register), or the perpage cacheability and coherency attribute provided by the TLB.

If PREF results in a memory operation, the memory access type and cacheability&coherency attribute used for the operation are determined by the memory access type and cacheability&coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

For a cached location, the expected and useful action for the processor is to prefetch a block of data that includes the effective address. The size of the block and the level of the memory hierarchy it is fetched into are implementation specific.

In coherent multiprocessor implementations, if the effective address uses a coherent Cacheability and Coherency Attribute (CCA), then the instruction causes a coherent memory transaction to occur. This means a prefetch issued on one processor can cause data to be evicted from the cache in another processor.

The PREF instruction and the memory transactions which are sourced by the PREF instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

Table 5.2 Values of hint Field for PREF Instruction

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2	L1 LRU hint	Pre-Release 6: Reserved for Architecture. Release 6: Implementation dependent. This hint code marks the line as LRU in the L1 cache and thus preferred for next eviction. Implementations can choose to writeback and/or invalidate as long as no architectural state is modified.
3	Reserved for Implementation	Pre-Release 6: Reserved for Architecture. Release 6: Available for implementation-dependent use.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-15	L2 operation	Pre-Release 6: Reserved for Architecture. Release 6: In the Release 6 architecture, hint codes 8 - 15 are treated the same as hint codes 0 - 7 respectively, but operate on the L2 cache.
16-23	L3 operation	Pre-Release 6: Reserved for Architecture. Release 6: In the Release 6 architecture, hint codes 16 - 23 are treated the same as hint codes 0 - 7 respectively, but operate on the L3 cache.
24	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture - available for implementation-dependent use. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).

Table 5.2 Values of hint Field for PREF Instruction (Continued)

Value	Name	Data Use and Desired Prefetch Action
25	writeback_invalidate (also known as "nudge") Reserved for Architecture in Release 6	Pre-Release 6: Use—Data is no longer expected to be used. Action—For a writeback cache, schedule a writeback of any dirty data. At the completion of the writeback, mark the state of any cache lines written back as invalid. If the cache line is not dirty, it is implementation dependent whether the state of the cache line is marked invalid or left unchanged. If the cache line is locked, no action is taken. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).
26-29	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture—available for implementation-dependent use.  Release 6: These hints are not implemented in the Release 6 architecture and generate a Reserved Instruction exception (RI).
30	PrepareForStore Reserved for Architecture in Release 6	Pre-Release 6: Use—Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory. Action—If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty. Programming Note: Because the cache line is filled with zero data on a cache miss, software must not assume that this action, in and of itself, can be used as a fast bzero-type function. Release 6: This hint is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).
31	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture—available for implementation-dependent use.  Release 6: This hint is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).

### **Restrictions:**

None

This instruction does not produce an exception for a misaligned memory address, since it has no memory access size.

# **Availability and Compatibility:**

This instruction has been recoded for Release 6.

## **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

## **Exceptions:**

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

# **Programming Notes:**

In the Release 6 architecture, hint codes 2:3, 10:11, 18:19 behave as a NOP if not implemented. Hint codes 24:31 are

not implemented (treated as reserved) and always signal a Reserved Instruction exception (RI).

As shown in the instruction drawing above, Release 6 implements a 9-bit offset, whereas all release levels lower than Release 6 of the MIPS architecture implement a 16-bit offset.


Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of the pointer is determined without worrying about an addressing exception.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

*Hint* field encodings whose function is described as "streamed" or "retained" convey usage intent from software to hardware. Software should not assume that hardware will always prefetch data in an optimal way. If data is to be truly retained, software should use the Cache instruction to lock data into the cache.



Format: PREFE hint, offset (base) MIPS32

Purpose: Prefetch EVA

To move data between user mode virtual address space memory and cache while operating in kernel mode.

**Description:** prefetch memory(GPR[base] + offset)

PREFE adds the 9-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREFE enables the processor to take some action, causing data to be moved to or from the cache, to improve program performance. The action taken for a specific PREFE instruction is both system and context dependent. Any action, including doing nothing, is permitted as long as it does not change architecturally visible state or alter the meaning of a program. Implementations are expected either to do nothing, or to take an action that increases the performance of the program. The PrepareForStore function is unique in that it may modify the architecturally visible state.

PREFE does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREFE instruction.

PREFE neither generates a memory operation nor modifies the state of a cache line for a location with an *uncached* memory access type, whether this type is specified by the address segment (for example, kseg1), the programmed cacheability and coherency attribute of a segment (for example, the use of the *KO*, *KU*, or *K23* fields in the *Config* register), or the per-page cacheability and coherency attribute provided by the TLB.

If PREFE results in a memory operation, the memory access type and cacheability & coherency attribute used for the operation are determined by the memory access type and cacheability & coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

For a cached location, the expected and useful action for the processor is to prefetch a block of data that includes the effective address. The size of the block and the level of the memory hierarchy it is fetched into are implementation specific.

In coherent multiprocessor implementations, if the effective address uses a coherent Cacheability and Coherency Attribute (CCA), then the instruction causes a coherent memory transaction to occur. This means a prefetch issued on one processor can cause data to be evicted from the cache in another processor.

The PREFE instruction and the memory transactions which are sourced by the PREFE instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

The PREFE instruction functions in exactly the same fashion as the PREF instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to one.

Table 5.3 Values of hint Field for PREFE Instruction

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2	L1 LRU hint	Pre-Release 6: Reserved for Architecture. Release 6: Implementation dependent. This hint code marks the line as LRU in the L1 cache and thus preferred for next eviction. Implementations can choose to writeback and/or invalidate as long as no architectural state is modified.
3	Reserved for Implementation	Pre-Release 6: Reserved for Architecture. Release 6: Available for implementation-dependent use.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-15	L2 operation	Pre-Release 6: Reserved for Architecture. Release 6: Hint codes 8 - 15 are treated the same as hint codes 0 - 7 respectively, but operate on the L2 cache.
16-23	L3 operation	Pre-Release 6: Reserved for Architecture. Release 6: Hint codes 16 - 23 are treated the same as hint codes 0 - 7 respectively, but operate on the L3 cache.
24	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture - available for implementation-dependent use.
		Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).

Table 5.3 Values of hint Field for PREFE Instruction (Continued)

Value	Name	Data Use and Desired Prefetch Action
25	writeback_invalidate (also known as "nudge") Reserved for Architecture in Release 6	Pre-Release 6: Use—Data is no longer expected to be used. Action—For a writeback cache, schedule a writeback of any dirty data. At the completion of the writeback, mark the state of any cache lines written back as invalid. If the cache line is not dirty, it is implementation dependent whether the state of the cache line is marked invalid or left unchanged. If the cache line is locked, no action is taken. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).
26-29	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture - available for implementation-dependent use.  Release 6: These hint codes are not implemented in the Release 6 architecture and generate a Reserved Instruction exception (RI).
30	PrepareForStore Reserved for Architecture in Release 6	Pre-Release 6: Use—Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory. Action—If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty. Programming Note: Because the cache line is filled with zero data on a cache miss, software must not assume that this action, in and of itself, can be used as a fast bzero-type function. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).
31	Reserved for Architecture	Pre-Release 6: Unassigned by the Architecture - available for implementation-dependent use.  Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).

### **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

This instruction does not produce an exception for a misaligned memory address, since it has no memory access size.

### **Operation:**

```
vAddr ← GGPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

## **Exceptions:**

Bus Error, Cache Error, Address Error, Reserved Instruction, Coprocessor Usable

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

# **Programming Notes:**

In the Release 6 architecture, hint codes 0:23 behave as a NOP and never signal a Reserved Instruction exception (RI). Hint codes 24:31 are not implemented (treated as reserved) and always signal a Reserved Instruction exception (RI).

Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.


Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of the pointer is determined without worrying about an addressing exception.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREFE instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

*Hint* field encodings whose function is described as "streamed" or "retained" convey usage intent from software to hardware. Software should not assume that hardware will always prefetch data in an optimal way. If data is to be truly retained, software should use the Cache instruction to lock data into the cache.

PREFX Prefetch Indexed



Format: PREFX hint, index(base)

MIPS64, MIPS32 Release 2, removed in Release 6

Purpose: Prefetch Indexed

To move data between memory and cache.

**Description:** prefetch memory[GPR[base] + GPR[index]]

PREFX adds the contents of GPR *index* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way the data is expected to be used.

The only functional difference between the PREF and PREFX instructions is the addressing mode implemented by the two. Refer to the PREF instruction for all other details, including the encoding of the *hint* field.

#### **Restrictions:**

## **Availability and Compatibility:**

Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required by MIPS32 Release 2 and subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

This instruction has been removed in Release 6.

### **Operation:**

```
vAddr ← GPR[base] + GPR[index]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, Bus Error, Cache Error

#### **Programming Notes:**

The PREFX instruction is only available on processors that implement floating point and should never by generated by compilers in situations other than those in which the corresponding load and store indexed floating point instructions are generated.

Refer to the corresponding section in the PREF instruction description.

PUL.PS Pair Upper Lower

31	26	25 21	20	16	15	11	10	5 5		0
COP1 010001		fmt 10110	1	ft	fs		fd		PUL 101110	
6		5		5	5		5		6	

Format: PUL.PS fd, fs, ft

MIPS64, MIPS32 Release 2, removed in Release 6

Purpose: Pair Upper Lower

To merge a pair of paired single values with realignment.

**Description:** FPR[fd] ← upper(FPR[fs]) || lower(FPR[ft])

A new paired-single value is formed by catenating the upper single of FPR fs (bits 63..32) and the lower single of FPR ft (bits 31..0).

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type PS. If the fields are not valid, the result is **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>63..32</sub> | ValueFPR(ft, PS)<sub>31..0</sub>)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

PUU.PS Pair Upper Upper

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt 10110	ft	fs	fd	PUU 101111
6		5	5	5	5	6

Format: PUU.PS fd, fs, ft

MIPS64,MIPS32 Release 2,, removed in Release 6

Purpose: Pair Upper Upper

To merge a pair of paired single values with realignment.

**Description:** FPR[fd] ← upper(FPR[fs]) || upper(FPR[ft])

A new paired-single value is formed by catenating the upper single of FPR fs (bits 63..32) and the upper single of FPR ft (bits 63..32).

The move is non-arithmetic; it causes no IEEE 754 exceptions, and the FCSR<sub>Cause</sub> and FCSR<sub>Flags</sub> fields are not modified

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type PS. If the fields are not valid, the result is **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
StoreFPR(fd, PS, ValueFPR(fs, PS)<sub>63..32</sub> | ValueFPR(ft, PS)<sub>63..32</sub>)
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

31	26	25 21	20 16	15 1	11	10	6	5	0
SPECIAL3 011111		0 00000	rt	rd		00	sel	RDHWR 111011	
6		5	5	5		2	3	6	

Format: RDHWR rt,rd,sel MIPS32 Release 2

### Purpose: Read Hardware Register

To move the contents of a hardware register to a general purpose register (GPR) if that operation is enabled by privileged software.

The purpose of this instruction is to give user mode access to specific information that is otherwise only visible in kernel mode.

In Release 6, a *sel* field has been added to allow a register with multiple instances to be read selectively. Specifically it is used for *PerfCtr*.

**Description:**  $GPR[rt] \leftarrow HWR[rd]$ ;  $GPR[rt] \leftarrow HWR[rd, sel]$ 

If access is allowed to the specified hardware register, the contents of the register specified by *rd* (optionally *sel* in Release 6) is loaded into general register *rt*. Access control for each register is selected by the bits in the coprocessor 0 *HWREna* register.

The available hardware registers, and the encoding of the rd field for each, are shown in Table 5.4.

**Table 5.4 RDHWR Register Numbers** 

Register Number (rd Value)	Mnemonic		Description					
0	CPUNum		Number of the CPU on which the program is currently running. This register provides read access to the coprocessor 0 <i>EBase<sub>CPUNum</sub></i> field.					
1	SYNCI_Step		Address step size to be used with the SYNCI instruction, or zero if no caches need be synchronized. See that instruction's description for the use of this value.					
2	CC	High-resolution cycle co 0 <i>Count</i> Register.	High-resolution cycle counter. This register provides read access to the coprocessor 0 <i>Count</i> Register.					
	CCRes	Resolution of the CC regupdate of the register. Fo	ister. This value denotes the number of cycles between r example:  Meaning					
		CCRes value						
3		1	CC register increments every CPU cycle					
3		2	CC register increments every second CPU cycle					
		3	CC register increments every third CPU cycle					
			etc.					
4	PerfCtr		ir. Even <i>sel</i> selects the <i>Control</i> register, while odd <i>sel</i> ster in the pair. The value of <i>sel</i> corresponds to the value of d the CP0 register.					

Register Number ( <i>rd</i> Value)	Mnemonic	Description
5	XNP	Indicates support for the Release 6 Paired LL/SC family of instructions. If set to 1, the LL/SC family of instructions is not present, otherwise, it is present in the implementation. In absence of hardware support for double-width or extended atomics, user software may emulate the instruction's behavior through other means. See $Config5_{XNP}$ .
6-28		These registers numbers are reserved for future architecture use. Access results in a Reserved Instruction Exception.
29	ULR	User Local Register. This register provides read access to the coprocessor 0  UserLocal register, if it is implemented. In some operating environments, the  UserLocal register is a pointer to a thread-specific storage block.
30-31		These register numbers are reserved for implementation-dependent use. If they are not implemented, access results in a Reserved Instruction Exception.

#### **Restrictions:**

In implementations of Release 1 of the Architecture, this instruction resulted in a Reserved Instruction Exception.

Access to the specified hardware register is enabled if Coprocessor 0 is enabled, or if the corresponding bit is set in the *HWREna* register. If access is not allowed or the register is not implemented, a Reserved Instruction Exception is signaled.

In Release 6, when the 3-bit *sel* is undefined for use with a specific register number, then a Reserved Instruction Exception is signaled.

## **Availability and Compatibility:**

This instructions has been recoded for Release 6. The instruction supports a sel field in Release 6.

# **Operation:**

```
if ((rs!=4) and (sel==0))
case rd
       0: temp ← EBase<sub>CPUNum</sub>
   1: temp ← SYNCI_StepSize()
   2: temp ← Count
   3: temp ← CountResolution()
       if (>=2) // #5 - Release 6
           5: temp \leftarrow Config5<sub>XNP</sub>endif
   29: temp ← UserLocal
           endif
   30: temp ← Implementation-Dependent-Value
   31: temp ← Implementation-Dependent-Value
   otherwise: SignalException(ReservedInstruction)
endcase
   elseif ((rs==4) and (>=2) and (sel==defined)// \#4 - Release 6
       \texttt{temp} \leftarrow \texttt{PerfCtr}[sel]
   else
   endif
GPR[rt] ← temp
```

# **Exceptions:**

Reserved Instruction

For a register that does not require *sel*, the compiler must support an assembly syntax without *sel* that is 'RDHWR rt, rd'. Another valid syntax is for *sel* to be 0 to map to pre-Release 6 register numbers which do not require use of *sel* that is, 'RDHWR rt, rd, 0'.

	31	26	25	21	20	16	15	11	10 0	
	COP0 0100 00		RDPGPR 01 010		rt			rd	000 0000 0000	
_	6		5		5			5	11	_

Format: RDPGPR rd, rt MIPS32 Release 2

Purpose: Read GPR from Previous Shadow Set

To move the contents of a GPR from the previous shadow set to a current GPR.

**Description:**  $GPR[rd] \leftarrow SGPR[SRSCtl_{PSS}, rt]$ 

The contents of the shadow GPR register specified by  $SRSCtl_{PSS}$  (signifying the previous shadow set number) and rt (specifying the register number within that set) is moved to the current GPR rd.

## **Restrictions:**

In implementations prior to Release 2 of the Architecture, this instruction resulted in a Reserved Instruction exception.

# **Operation:**

$$\texttt{GPR}[\texttt{rd}] \leftarrow \texttt{SGPR}[\texttt{SRSCtl}_{\texttt{PSS}}, \ \texttt{rt}]$$

## **Exceptions:**

Coprocessor Unusable

Reserved Instruction

31	26	25 21	20	16	15	11	10	6	5	0
COP1 010001		fmt	00000		fs		fd		RECIP 010101	
6		5	5		5		5		6	

Format: RECIP.fmt

RECIP.S fd, fs RECIP.D fd, fs MIPS64,MIPS32 Release 2 MIPS64,MIPS32 Release 2

**Purpose:** Reciprocal Approximation

To approximate the reciprocal of an FP value (quickly).

**Description:**  $FPR[fd] \leftarrow 1.0 / FPR[fs]$ 

The reciprocal of the value in FPR fs is approximated and placed into FPR fd. The operand and result are values in format fint.

The numeric accuracy of this operation is implementation dependent. It does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from the both the exact result and the IEEE-mandated representation of the exact result by no more than one unit in the least-significant place (ULP).

It is implementation dependent whether the result is affected by the current rounding mode in FCSR.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Availability and Compatibility:**

RECIP.S and RECIP.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

### **Operation:**


```
StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))
```

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# Floating Point Exceptions:

Inexact, Division-by-zero, Unimplemented Op, Invalid Op, Overflow, Underflow



Format: RINT.fmt MIPS32 Release 6
RINT.S fd,fs MIPS32 Release 6
RINT.D fd,fs MIPS32 Release 6

**Purpose:** Floating-Point Round to Integral

Scalar floating-point round to integral floating point value.

```
Description: FPR[fd] ← round int(FPR[fs])
```

The scalar floating-point value in the register fs is rounded to an integral valued floating-point number in the same format based on the rounding mode bits RM in the FPU Control and Status Register FCSR. The result is written to fd.

The operands and results are values in floating-point data format *fmt*.

The RINT.fint instruction corresponds to the **roundToIntegralExact** operation in the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008. The Inexact exception is signaled if the result does not have the same numerical value as the input operand.

The floating point scalar instruction RINT.fmt corresponds to the MSA vector instruction FRINT.df. I.e. RINT.S corresponds to FRINT.W, and RINT.D corresponds to FRINT.D.

#### **Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754<sup>TM</sup>-2008.

# **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

#### **Operation:**

```
RINT.fmt:
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

Unimplemented Operation, Invalid Operation, Inexact, Overflow, Underflow

ROTR Rotate Word Right

31	26	25	22	21	20	16	15	11	1 10	)	6	5	0
SPEC 0000			0000	R 1	rt			rd		sa		SRL 000010	
6			4	1	5		•	5	•	5		6	

Format: ROTR rd, rt, sa

SmartMIPS Crypto, MIPS32 Release 2

Purpose: Rotate Word Right

To execute a logical right-rotate of a word by a fixed number of bits.

```
Description: GPR[rd] \leftarrow GPR[rt] \times (right) sa
```

The contents of the low-order 32-bit word of GPR rt are rotated right; the word result is placed in GPR rd. The bit-rotate amount is specified by sa.

## **Restrictions:**

# **Operation:**

```
if ((ArchitectureRevision() < 2) and (Config3<sub>SM</sub> = 0)) then 
  UNPREDICTABLE endif s \leftarrow sa temp \leftarrow GPR[rt]<sub>s-1..0</sub> || GPR[rt]<sub>31..s</sub> GPR[rd] \leftarrow temp
```

# **Exceptions:**

Reserved Instruction

31	26	25	21	20	16	15	11	10	7	6	5	0
SPECIAL 000000	,	rs		rt	ţ	rd		0000	١	R 1	SRLV 000110	
6		5		5	1	5		4		1	6	

Format: ROTRV rd, rt, rs

SmartMIPS Crypto, MIPS32 Release 2

Purpose: Rotate Word Right Variable

To execute a logical right-rotate of a word by a variable number of bits.

```
Description: GPR[rd] ← GPR[rt] ×(right) GPR[rs]
```

The contents of the low-order 32-bit word of GPR *rt* are rotated right; the word result is placed in GPR *rd*. The bit-rotate amount is specified by the low-order 5 bits of GPR *rs*.

## **Restrictions:**

# **Operation:**

```
if ((ArchitectureRevision() < 2) and (Config3<sub>SM</sub> = 0)) then 
  UNPREDICTABLE endif s \leftarrow \text{GPR[rs]}_{4...0} temp \leftarrow \text{GPR[rt]}_{s-1...0} \mid \mid \text{GPR[rt]}_{31...s} GPR[rd] \leftarrow \text{temp}
```

# **Exceptions:**

Reserved Instruction

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	00000	fs	fd	ROUND.L 001000
6		5	5	5	5	6

Format: ROUND.L.fmt

ROUND.L.S fd, fs ROUND.L.D fd, fs MIPS64,MIPS32 Release 2 MIPS64,MIPS32 Release 2

Purpose: Floating Point Round to Long Fixed Point

To convert an FP value to 64-bit fixed point, rounding to nearest.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 64-bit long fixed point format and rounded to nearest/even (rounding mode 0). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for long fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. It is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Operation:**

```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation

31	26	25 21	20	16	15	11	10	6	5	0	
COP1 010001		fmt		0 00000	fs		fd			ND.W 1100	
6		5		5	5		5			6	-

Format: ROUND.W.fmt

ROUND.W.S fd, fs ROUND.W.D fd, fs MIPS32 MIPS32

Purpose: Floating Point Round to Word Fixed Point

To convert an FP value to 32-bit fixed point, rounding to nearest.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 32-bit word fixed point format rounding to nearest/even (rounding mode 0). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. The Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{31}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{31}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{31}$ -1
- $-2^{31}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{31}$ -1

### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for word fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

## **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## Floating Point Exceptions:

Inexact, Unimplemented Operation, Invalid Operation

31	26	25 21	20	16	15	11	10 6	5	0
COP1 010001		fmt		0 00000	fs		fd		RSQRT 010110
6		5		5	5		5		6

Format: RSQRT.fmt

RSQRT.S fd, fs RSQRT.D fd, fs MIPS64,MIPS32 Release 2 MIPS64,MIPS32 Release 2

**Purpose:** Reciprocal Square Root Approximation

To approximate the reciprocal of the square root of an FP value (quickly).

```
Description: FPR[fd] \leftarrow 1.0 / sqrt(FPR[fs])
```

The reciprocal of the positive square root of the value in FPR fs is approximated and placed into FPR fd. The operand and result are values in format fmt.

The numeric accuracy of this operation is implementation dependent; it does not meet the accuracy specified by the IEEE 754 Floating Point standard. The computed result differs from both the exact result and the IEEE-mandated representation of the exact result by no more than two units in the least-significant place (ULP).

The effect of the current FCSR rounding mode on the result is implementation dependent.

#### **Restrictions:**

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

## **Availability and Compatibility:**

RSQRT.S and RSQRT.D: Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

### **Operation:**

```
StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))
```


### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Inexact, Division-by-zero, Unimplemented Operation, Invalid Operation, Overflow, Underflow

SB Store Byte



Format: SB rt, offset(base) MIPS32

**Purpose:** Store Byte

To store a byte to memory.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

None


## **Operation:**

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch

SB Store Byte

SBE Store Byte EVA



Format: SBE rt, offset(base) MIPS32

**Purpose:** Store Byte EVA

To store a byte to user mode virtual address space when executing in kernel mode.

```
Description: memory[GPR[base] + offset] ← GPR[rt]
```

The least-significant 8-bit byte of GPR *rt* is stored in memory at the location specified by the effective address. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The SBE instruction functions the same as the SB instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

#### **Restrictions:**


Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

## **Operation:**

```
\label{eq:vAddr} \begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR}[\text{base}] \\ (\text{pAddr}, \text{CCA}) \leftarrow \text{AddressTranslation} \; (\text{vAddr}, \text{DATA}, \text{STORE}) \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \; \big| \; (\text{pAddr}_{1...0} \; \text{xor ReverseEndian}^2) \\ \text{bytesel} \leftarrow \text{vAddr}_{1...0} \; \text{xor BigEndianCPU}^2 \\ \text{dataword} \leftarrow \text{GPR}[\text{rt}]_{31-8*\text{bytesel}...0} \; \big| \big| \; 0^{8*\text{bytesel}} \\ \text{StoreMemory} \; (\text{CCA}, \; \text{BYTE}, \; \text{dataword}, \; \text{pAddr}, \; \text{vAddr}, \; \text{DATA}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable,



Format: SC rt, offset(base) MIPS32

**Purpose:** Store Conditional Word

To store a word to memory to complete an atomic read-modify-write

**Description:** if atomic\_update then memory[GPR[base] + offset]  $\leftarrow$  GPR[rt], GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations on synchronizable memory locations. In Release 5, the behavior of SC is modified when  $Config5_{LLB}=1$ .

Release 6 (with Config5<sub>ULS</sub> =1) formalizes support for uncached LL and SC sequences, whereas the pre-Release 6 LL and SC description applies to cached (coherent/non-coherent) memory types. (The description for uncached support does not modify the description for cached support and is written in a self-contained manner.)

The 32-bit word in GPR rt is conditionally stored in memory at the location specified by the aligned effective address. The signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR rt is stored to memory at the location specified by the aligned effective address.
- A one, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If either of the following events occurs between the execution of LL and SC, the SC fails:

- A coherent store is completed by another processor or coherent I/O module into the block of synchronizable physical memory containing the word. The size and alignment of the block is implementation-dependent, but it is at least one word and at most the minimum page size.
- A coherent store is executed between an LL and SC sequence on the same processor to the block of synchronizable physical memory containing the word (if Config5<sub>LLB</sub>=1; else whether such a store causes the SC to fail is not predictable).
- An ERET instruction is executed. (Release 5 includes ERETNC, which will not cause the SC to fail.)

Furthermore, an SC must always compare its address against that of the LL. An SC will fail if the aligned address of the SC does not match that of the preceding LL.

A load that executes on the processor executing the LL/SC sequence to the block of synchronizable physical memory containing the word, will not cause the SC to fail (if  $Config5_{IJR}=1$ ; else such a load may cause the SC to fail).

If any of the events listed below occurs between the execution of LL and SC, the SC may fail where it could have suc-

ceeded, i.e., success is not predictable. Portable programs should not cause any of these events.

• A load or store executed on the processor executing the LL and SC that is not to the block of synchronizable physical memory containing the word. (The load or store may cause a cache eviction between the LL and SC that results in SC failure. The load or store does not necessarily have to occur between the LL and SC.)

- Any prefetch that is executed on the processor executing the LL and SC sequence (due to a cache eviction between the LL and SC).
- A non-coherent store executed between an LL and SC sequence to the block of synchronizable physical memory containing the word.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

CACHE operations that are local to the processor executing the LL/SC sequence will result in unpredictable behaviour of the SC if executed between the LL and SC, that is, they may cause the SC to fail where it could have succeeded. Non-local CACHE operations (address-type with coherent CCA) may cause an SC to fail on either the local processor or on the remote processor in multiprocessor or multi-threaded systems. This definition of the effects of CACHE operations is mandated if *Config5*<sub>LLB</sub>=1. If *Config5*<sub>LLB</sub>=0, then CACHE effects are implementation-dependent.

The following conditions must be true or the result of the SC is not predictable—the SC may fail or succeed (if  $Config5_{LLB}$ =1, then either success or failure is mandated, else the result is **UNPREDICTABLE**):

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same address in the LL and SC. The address is the *same* if the virtual address, physical address, and cacheability & coherency attribute are identical.

Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is synchronizable depends on the processor and system configurations, and on the memory access type used for the location:

- **Uniprocessor atomicity:** To provide atomic RMW on a single processor, all accesses to the location must be made with memory access type of either *cached noncoherent* or *cached coherent*. All accesses must be to one or the other access type, and they may not be mixed.
- **MP atomicity:** To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of *cached coherent*.
- I/O System: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of *cached coherent*. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

Release 6 (with  $Config5_{ULS}$  =1) formally defines support for uncached LL and SC with the following constraints.

- Both LL and SC must be uncached, and the address must be defined as synchronizable in the system. If the address is non-synchronizable, then this may result in UNPREDICTABLE behavior. The recommended response is that the sub-system report a Bus Error to the processor.
- The use of uncached LL and SC is applicable to any address within the supported address range of the system, or any system configuration, as long as the system implements means to monitor the sequence.
- The SC that ends the sequence may fail locally, but never succeed locally within the processor. When it does not fail locally, the SC must be issued to a "monitor" which is responsible for monitoring the address. This monitor

makes the final determination as to whether the SC fails or not, and communicates this to the processor that initiated the sequence.

It is implementation dependent as to what form the monitor takes. It is however differentiated from cached LL and SC which rely on a coherence protocol to make the determination as to whether the sequence succeeds.

- Same processor uncached (but not cached) stores will cause the sequence to fail if the store address matches that of the sequence. A cached store to the same address will cause UNPREDICTABLE behavior.
- Remote cached coherent stores to the same address will cause UNPREDICTABLE behavior.
- Remote cached non-coherent or uncached stores may cause the sequence to fail if they address the external monitor and the monitor makes this determination.

As emphasized above, it is not recommended that software mix memory access types during LL and SC sequences. That is all memory accesses must be of the same type, otherwise this may result in UNPREDICTABLE behavior.

Conditions that cause UNPREDICTABLE behavior for legacy cached LL and SC sequences may also cause such behavior for uncached sequences.

A PAUSE instruction is no-op'd when it is preceded by an uncached LL.

The semantics of an uncached LL/SC atomic operation applies to any uncached CCA including UCA (UnCached Accelerated). An implementation that supports UCA must guarantee that SC does not participate in store gathering and that it ends any gathering initiated by stores preceding the SC in program order when the SC address coincides with a gathering address.

#### **Restrictions:**

The addressed location must have a memory access type of *cached noncoherent* or *cached coherent*; if it does not, the result is **UNPREDICTABLE**. Release 6 (with  $Config5_{ULS} = 1$ ) extends support to *uncached* types.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Providing misaligned support for Release 6 is not a requirement for this instruction.

# **Availability and Compatibility**

This instruction has been recoded for Release 6.

#### **Operation:**

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

### **Programming Notes:**

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity


BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

As shown in the instruction drawing above, Release 6 implements a 9-bit offset, whereas all release levels lower than Release 6 of the MIPS architecture implement a 16-bit offset.



Format: SCE rt, offset(base) MIPS32

**Purpose:** Store Conditional Word EVA

To store a word to user mode virtual memory while operating in kernel mode to complete an atomic read-modify-write.

**Description:** if atomic\_update then memory[GPR[base] + offset]  $\leftarrow$  GPR[rt], GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

Release 6 (with  $Config5_{ULS}$  =1) formalizes support for uncached LLE and SCE sequences. (The description for uncached support does not modify the description for cached support and is written in a self-contained manner.)

The 32-bit word in GPR *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SCE completes the RMW sequence begun by the preceding LLE instruction executed on the processor. To complete the RMW sequence atomically, the following occurs:

- The 32-bit word of GPR rt is stored to memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If either of the following events occurs between the execution of LL and SC, the SC fails:

- A coherent store is completed by another processor or coherent I/O module into the block of synchronizable physical memory containing the word. The size and alignment of the block is implementation dependent, but it is at least one word and at most the minimum page size.
- An ERET instruction is executed.

If either of the following events occurs between the execution of LLE and SCE, the SCE may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LLE/SCE.
- The instructions executed starting with the LLE and ending with the SCE do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following conditions must be true or the result of the SCE is **UNPREDICTABLE**:

- Execution of SCE must have been preceded by execution of an LLE instruction.
- An RMW sequence executed without intervening events that would cause the SCE to fail must use the same
  address in the LLE and SCE. The address is the same if the virtual address, physical address, and cacheability &
  coherency attribute are identical.

Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that is associated with the state and logic necessary to implement the LLE/SCE semantics. Whether a memory location is synchronizable depends on the processor and system configurations, and on the memory access type used for the location:

- Uniprocessor atomicity: To provide atomic RMW on a single processor, all accesses to the location must be
  made with memory access type of either cached non coherent or cached coherent. All accesses must be to one or
  the other access type, and they may not be mixed.
- **MP atomicity:** To provide atomic RMW among multiple processors, all accesses to the location must be made with a memory access type of *cached coherent*.
- I/O System: To provide atomic RMW with a coherent I/O system, all accesses to the location must be made with a memory access type of *cached coherent*. If the I/O system does not use coherent memory operations, then atomic RMW cannot be provided with respect to the I/O reads and writes.

The SCE instruction functions the same as the SC instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

The definition for SCE is extended for uncached memory types in a manner identical to SC. The extension is defined in the SC instruction description.

#### **Restrictions:**

The addressed location must have a memory access type of *cached non coherent* or *cached coherent*; if it does not, the result is **UNPREDICTABLE**. Release 6 (with  $Config5_{ULS}=1$ ) extends support to *uncached* types.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Providing misaligned support for Release 6 is not a requirement for this instruction.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← GPR[rt]
if LLbit then
    StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endif
GPR[rt] ← 0<sup>31</sup> | LLbit
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

#### **Programming Notes:**

LLE and SCE are used to atomically update memory locations, as shown below.

```
L1:

LLE T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SCE T2, (T0) # try to store, checking for atomicity


BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LLE and SCE cause SCE to fail, so persistent exceptions must be avoided. Examples are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation

assistance.

LLE and SCE function on a single processor for *cached non coherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.



Format: SCWP rt, rd, (base) MIPS32Release 6

Purpose: Store Conditional Word Paired

Conditionally store a paired word to memory to complete an atomic read-modify-write.

**Description:** if atomic\_update then memory[GPR[base]]  $\leftarrow$  {GPR[rd],GPR[rt]}, GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LLWP and SCWP instructions provide primitives to implement a paired word atomic read-modify-write (RMW) operation at a synchronizable memory location.

Release 6 (with  $Config5_{ULS} = 1$ ) formalizes support for uncached LLWP and SCWP sequences. (The description for uncached support does not modify the description for cached support and is written in a self-contained manner.)

A paired word is formed from the concatenation of GPR rd and GPR rt. GPR rd is the most-significant word of the paired word, and GPR rt is the least-significant word of the paired word. Thepaired word is conditionally stored in memory at the location specified by the double-word aligned effective address from GPR base.

A paired word read or write occurs as a pair of word reads or writes that is double-word atomic.

The instruction has no offset. The effective address is equal to the contents of GPR base.

The SCWP completes the RMW sequence begun by the preceding LLWP instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The paired word formed from the concatenation of GPRs *rd* and *rt* is stored to memory at the location specified by the double-word aligned effective address.
- A one, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

Though legal programming requires LLWP to start the atomic read-modify-write sequence and SCWP to end the same sequence, whether the SCWP completes is only dependent on the state of LLbit and LLAddr, which are set by a preceding load-linked instruction of any type. Software must assume that pairing load-linked and store-conditional instructions in an inconsistent manner causes **UNPREDICTABLE** behavior.

The SCWP must always compare its double-word aligned address against that of the preceding LLWP. The SCWP will fail if the address does not match that of the preceding LLWP.

Events that occur between the execution of load-linked and store-conditional instruction types that *must* cause the sequence to fail are given in the legacy SC instruction description.

Additional events that occur between the execution of load-linked and store-conditional instruction types that *may* cause success of the sequence to be **UNPREDICTABLE** are defined in the SC instruction description.

A load that executes on the processor executing the LLWP/SCWP sequence to the block of synchronizable physical memory containing the paired word, will not cause the SCWP to fail.

Effect of CACHE operations, both local and remote, on a paired word atomic operation are defined in the SC instruction description.

Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is synchronizable depends on the processor and system configurations, and on the memory access type used for the location. Requirements for Uniprocessor, MP and I/O atomicity are given in the SC definition.

The definition for SCWP is extended for uncached memory types in a manner identical to SC. The extension is defined in the SC instruction description.

#### **Restrictions:**

Load-Linked and Store-Conditional instruction types *require* that the addressed location must have a memory access type of *cached noncoherent* or *cached coherent*, that is the processor must have a cache. If it does not, the result is **UNPREDICTABLE**. Release 6 (with  $Config5_{ULS}=1$ ) extends support to *uncached* types.

The architecture optionally allows support for Load-Linked and Store-Conditional instruction types in a cacheless processor. Support for cacheless operation is implementation dependent. In this case, *LLAddr* is optional.

Providing misaligned support is not a requirement for this instruction.

#### **Availability and Compatibility**

This instruction is introduced by Release 6. It is only present if Config5<sub>XNP</sub>=0.

# **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Reserved Instruction, Address Error, Watch

### **Programming Notes:**

LLWP and SCWP are used to atomically update memory locations, as shown below.

```
L1:

LLWP T2, T3, (T0) # load T2 and T3

BOVC T2, 1, U32 # check whether least-significant word may overflow ADDI T2, T2, 1 # increment lower - only SCWP T2, T3, (T0) # store T2 and T3

BEQC T2, 0, L1 # if not atomic (0), try again


U32:

ADDI T2, T2, 1 # increment lower ADDI T3, T3, 1 # increment upper SCWP T2, T3, (T0)

BEQC T2, 0, L1 # if not atomic (0), try again
```

Exceptions between the LLWP and SCWP cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LLWP and SCWP function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.



Format: SCWPE rt, rd, (base) MIPS32Release 6

**Purpose:** Store Conditional Word Paired EVA

Conditionally store a paired word to memory to complete an atomic read-modify-write. The store occurs in kernel mode to user virtual address space.

**Description:** if atomic\_update then memory[GPR[base]]  $\leftarrow$  {GPR[rd],GPR[rt]}, GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LLWPE and SCWPE instructions provide primitives to implement a paired word atomic read-modify-write (RMW) operation at a synchronizable memory location.

Release 6 (with  $Config5_{ULS}$  =1) formalizes support for uncached LLWPE and SCWPE sequences. (The description for uncached support does not modify the description for cached support and is written in a self-contained manner.)

A paired word is formed from the concatentation of GPR rd and GPR rt. GPR rd is the most-significant word of the double-word, and GPR rt is the least-significant word of the double-word. The paired word is conditionally stored in memory at the location specified by the double-word aligned effective address from GPR base.

A paired word read or write occurs as a pair of word reads or writes that is double-word atomic.

The instruction has no offset. The effective address is equal to the contents of GPR base.

The SCWPE completes the RMW sequence begun by the preceding LLWPE instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The paired word formed from the concatenation of GPRs *rd* and *rt* is stored to memory at the location specified by the double-word aligned effective address.
- A one, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

Though legal programming requires LLWPE to start the atomic read-modify-write sequence and SCWPE to end the same sequence, whether the SCWPE completes is only dependent on the state of LLbit and LLAddr, which are set by a preceding load-linked instruction of any type. Software must assume that pairing load-linked and store-conditional instructions in an inconsistent manner causes **UNPREDICTABLE** behavior.

The SCWPE must always compare its double-word aligned address against that of the preceding LLWPE. The SCWPE will fail if the address does not match that of the preceding LLWPE.

The SCWPE instruction functions the same as the SCWP instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Segmentation Control for additional information.

Events that occur between the execution of load-linked and store-conditional instruction types that must cause the sequence to fail are given in the legacy SC instruction definition.

Additional events that occur between the execution of load-linked and store-conditional instruction types that *may* cause success of the sequence to be **UNPREDICTABLE** are defined in the SC instruction definition.

A load that executes on the processor executing the LLWPE/SCWPE sequence to the block of synchronizable physical memory containing the paired word, will not cause the SCWPE to fail.

Effect of CACHE operations, both local and remote, on a paired word atomic operation are defined in the SC instruction definition.

Atomic RMW is provided only for synchronizable memory locations. A synchronizable memory location is one that is associated with the state and logic necessary to implement the LL/SC semantics. Whether a memory location is synchronizable depends on the processor and system configurations, and on the memory access type used for the location. Requirements for Uniprocessor, MP and I/O atomicity are given in the SC definition.

The definition for SCWPE is extended for uncached memory types in a manner identical to SC. The extension is defined in the SC instruction description.

#### **Restrictions:**

Load-Linked and Store-Conditional instruction types *require* that the addressed location must have a memory access type of *cached noncoherent* or *cached coherent*, that is the processor must have a cache. If it does not, the result is **UNPREDICTABLE**. Release 6 (with *Config5*<sub>ULS</sub> =1) extends support to *uncached* types.

The architecture optionally allows support for Load-Linked and Store-Conditional instruction types in a cacheless processor. Support for cacheless operation is implementation dependent. In this case, *LLAddr* is optional.

Providing misaligned support is not a requirement for this instruction.

### **Availability and Compatibility**

This instruction is introduced by Release 6. It is only present if Config5<sub>XND</sub>=0 and Config5<sub>EVA</sub>=1.

## **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Reserved Instruction, Address Error, Watch, Coprocessor Unusable.

## **Programming Notes:**

LLWPE and SCWPE are used to atomically update memory locations, as shown below.

```
L1:

LLWPE T2, T3,(T0) # load T2 and T3

BOVC T2, 1, U32 # check whether least-significant word may overflow ADDI T2, T2, 1 # increment lower - only SCWPE T2, T3, (T0) # store T2 and T3

BEQC T2, 0, L1 # if not atomic (0), try again


U32:

ADDI T2, T2, 1 # increment lower ADDI T3, T3, 1 # increment upper
```

```
SCWPE T2, T3, (T0) BEQC T2, 0, L1 \# if not atomic (0), try again
```

Exceptions between the LLWPE and SCWPE cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LLWPE and SCWPE function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.



Format: SDBBP code EJTAG

Purpose: Software Debug Breakpoint

To cause a debug breakpoint exception

## **Description:**

This instruction causes a debug exception, passing control to the debug exception handler. If the processor is executing in Debug Mode when the SDBBP instruction is executed, the exception is a Debug Mode Exception, which sets the Debug<sub>DExcCode</sub> field to the value 0x9 (Bp). The code field can be used for passing information to the debug exception handler, and is retrieved by the debug exception handler only by loading the contents of the memory word containing the instruction, using the DEPC register. The CODE field is not used in any way by the hardware.

### **Restrictions:**

### **Availability and Compatibility:**

This instruction has been recoded for Release 6.

## **Operation:**


```
if Config5.SBRI=1 then /* SBRI is a MIPS Release 6 feature */
    SignalException(ReservedInstruction) endif
If Debug<sub>DM</sub> = 1 then SignalDebugModeBreakpointException() endif // nested
SignalDebugBreakpointException() // normal
```

## **Exceptions:**

Debug Breakpoint Exception
Debug Mode Breakpoint Exception

### **Programming Notes:**

Release 6 changes the instruction encoding. The primary opcode changes from SPECIAL2 to SPECIAL. Also it defines a different function field value for SDBBP.



Format: SDC1 ft, offset(base) MIPS32

**Purpose:** Store Doubleword from Floating Point

To store a doubleword from an FPR to memory.

**Description:** memory[GPR[base] + offset] ← FPR[ft]

The 64-bit doubleword in FPR ft is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

#### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>2,0</sub>  $\neq$  0 (not doubleword-aligned).


Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

## **Operation:**

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch



Format: SDC2 rt, offset(base) MIPS32

**Purpose:** Store Doubleword from Coprocessor 2

To store a doubleword from a Coprocessor 2 register to memory

**Description:** memory [GPR [base] + offset]  $\leftarrow$  CPR [2, rt, 0]

The 64-bit doubleword in Coprocessor 2 register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

### **Availability and Compatibility:**

This instruction has been recoded for Release 6.

### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
lsw ← CPR[2,rt,0]
msw ← CPR[2,rt+1,0]
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0²)
StoreMemory(CCA, WORD, lsw, pAddr, vAddr, DATA)
paddr ← paddr xor 0b100
StoreMemory(CCA, WORD, msw, pAddr, vAddr+4, DATA)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

## **Programming Notes:**

As shown in the instruction drawing above, Release 6 implements an 11-bit offset, whereas all release levels lower than Release 6 of the MIPS architecture implement a 16-bit offset.



Format: SDXC1 fs, index(base)

MIPS64, MIPS32 Release 2, removed in Release 6

Purpose: Store Doubleword Indexed from Floating Point

To store a doubleword from an FPR to memory (GPR+GPR addressing).

```
Description: memory[GPR[base] + GPR[index]] ← FPR[fs]
```

The 64-bit doubleword in FPR fs is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>2..0</sub>  $\neq$  0 (not doubleword-aligned).

### **Availability and Compatibility:**

This instruction has been removed in Release 6.

Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, these instructions are to be implemented if an FPU is present either in a 32-bit or 64-bit FPU or in a 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

## **Operation:**

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>2...0</sub> ≠ 0³ then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
datadoubleword ← ValueFPR(fs, UNINTERPRETED_DOUBLEWORD)
paddr ← paddr xor ((BigEndianCPU xor ReverseEndian) || 0²)
StoreMemory(CCA, WORD, datadoubleword<sub>31...0</sub>, pAddr, vAddr, DATA)
paddr ← paddr xor 0b100
StoreMemory(CCA, WORD, datadoubleword<sub>63...32</sub>, pAddr, vAddr+4, DATA)
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Coprocessor Unusable, Address Error, Reserved Instruction, Watch.

SEB Sign-Extend Byte

3	1 20	5 25	21	20 16	15 11	10 6	5 0
	SPECIAL3 011111		0 00000	rt	rd	SEB 10000	BSHFL 100000
	6		5	5	5	5	6

Format: SEB rd, rt MIPS32 Release 2

Purpose: Sign-Extend Byte

To sign-extend the least significant byte of GPR rt and store the value into GPR rd.

**Description:**  $GPR[rd] \leftarrow SignExtend(GPR[rt]_{7..0})$ 

The least significant byte from GPR rt is sign-extended and stored in GPR rd.

#### **Restrictions:**

Prior to architecture Release 2, this instruction resulted in a Reserved Instruction exception.

## sOperation:

## **Exceptions:**

Reserved Instruction

### **Programming Notes:**

For symmetry with the SEB and SEH instructions, you expect that there would be ZEB and ZEH instructions that zero-extend the source operand and expect that the SEW and ZEW instructions would exist to sign- or zero-extend a word to a doubleword. These instructions do not exist because there are functionally-equivalent instructions already in the instruction set. The following table shows the instructions providing the equivalent functions.

Expected Instruction	Function	<b>Equivalent Instruction</b>				
ZEB rx,ry	Zero-Extend Byte	ANDI rx,ry,0xFF				
ZEH rx,ry	Zero-Extend Halfword	ANDI rx,ry,0xFFFF				

31	26	25 21	20 16	15 11	10 6	5	0
SPECIAL3 011111		0 00000	rt	rd	SEH 11000	BSHFL 100000	
6		5	5	5	5	6	

Format: SEH rd, rt MIPS32 Release 2

Purpose: Sign-Extend Halfword

To sign-extend the least significant halfword of GPR rt and store the value into GPR rd.

**Description:**  $GPR[rd] \leftarrow SignExtend(GPR[rt]_{15..0})$ 

The least significant halfword from GPR rt is sign-extended and stored in GPR rd.

#### **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

## sOperation:

```
sGPR[rd] ← sign_extend(GPR[rt]<sub>15..0</sub>)
```

## **Exceptions:**

Reserved Instruction

### **Programming Notes:**

The SEH instruction can be used to convert two contiguous halfwords to sign-extended word values in three instructions. For example:

Zero-extended halfwords can be created by changing the SEH and SRA instructions to ANDI and SRL instructions, respectively.

For symmetry with the SEB and SEH instructions, you expect that there would be ZEB and ZEH instructions that zero-extend the source operand and expect that the SEW and ZEW instructions would exist to sign- or zero-extend a word to a doubleword. These instructions do not exist because there are functionally-equivalent instructions already in the instruction set. The following table shows the instructions providing the equivalent functions.

Expected Instruction	Function	Equivalent Instruction				
ZEB rx,ry	Zero-Extend Byte	ANDI rx,ry,0xFF				
ZEH rx,ry	Zero-Extend Halfword	ANDI rx,ry,0xFFFF				

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt S, D only	ft	fs	fd	SEL 010000
6		5	5	5	5	6

Format: SEL.fmt

SEL.S fd,fs,ft
SEL.D fd,fs,ft
MIPS32 Release 6
MIPS32 Release 6

**Purpose:** Select floating point values with FPR condition

```
Description: FPR[fd] \leftarrow FPR[fd].bit0 ? FPR[ft] : FPR[fs]
```

SEL.fmt is a select operation, with a condition input in FPR fd, and 2 data inputs in FPRs ft and fs.

- If the condition is true, the value of ft is written to fd.
- If the condition is false, the value of fs is written to fd.

The condition input is specified by FPR fd, and is overwritten by the result.

The condition is true only if bit 0 of the condition input FPR fd is set. Other bits are ignored.

This instruction has floating point formats S and D, but these specify only the width of the operands. SEL.S can be used for 32-bit W data, and SEL.D can be used for 64 bit L data.

This instruction does not cause data-dependent exceptions. It does not trap on NaNs, and the  $FCSR_{Cause}$  and  $FCSR_{Flags}$  fields are not modified.

## **Restrictions:**

None

## **Availability and Compatibility:**

SEL.fmt is introduced by and required as of MIPS32 Release 6.

#### **Special Considerations:**

Only formats S and D are valid. Other format values may be used to encode other instructions. Unused format encodings are required to signal the Reserved Instruction exception.

## **Operation:**

```
tmp 		ValueFPR(fd, UNINTERPRETED_WORD)
cond 		tmp.bit0
if cond then
    tmp 		ValueFPR(ft, fmt)
else
    tmp 		ValueFPR(fs, fmt)
endif
StoreFPR(fd, fmt, tmp)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### **Floating Point Exceptions:**

31	2	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000		rs	rt	rd	00000	SELEQZ 110101
	SPECIAL 000000		rs	rt	rd	00000	SELNEZ 110111
	6		5	5	5	5	6

Format: SELEQZ SELNEZ

SELEQZ rd,rs,rt SELNEZ rd,rs,rt MIPS32 Release 6 MIPS32 Release 6

Purpose: Select integer GPR value or zero

## **Description:**

```
SELEQZ: GPR[rd] \leftarrow GPR[rt] ? 0 : GPR[rs] SELNEZ: GPR[rd] \leftarrow GPR[rt] ? GPR[rs] : 0
```

- SELEQZ is a select operation, with a condition input in GPR rt, one explicit data input in GPR rs, and implicit data input 0. The condition is true only if all bits in GPR rt are zero.
- SELNEZ is a select operation, with a condition input in GPR rt, one explicit data input in GPR rs, and implicit data input 0. The condition is true only if any bit in GPR rt is nonzero

If the condition is true, the value of rs is written to rd.

If the condition is false, the zero written to rd.

This instruction operates on all GPRLEN bits of the CPU registers, that is, all 32 bits on a 32-bit CPU, and all 64 bits on a 64-bit CPU. All GPRLEN bits of rt are tested.

## **Restrictions:**

None

# Availability and Compatibility:

These instructions are introduced by and required as of MIPS32 Release 6.

### **Special Considerations:**

None

## **Operation:**

```
SELNEZ: cond ← GPR[rt] ≠ 0
SELEQZ: cond ← GPR[rt] = 0
if cond then
    tmp ← GPR[rs]
else
    tmp ← 0
endif
GPR[rd] ← tmp
```

### **Exceptions:**

### **Programming Note:**

Release 6 removes the Pre-Release 6 instructions MOVZ and MOVN:

```
MOVZ: if GPR[rt] = 0 then GPR[rd] \leftarrow GPR[rs] MOVN: if GPR[rt] \neq 0 then GPR[rd] \leftarrow GPR[rs]
```

MOVZ can be emulated using Release 6 instructions as follows:

```
SELEQZ at, rs, rt
SELNEZ rd, rd, rt
OR rd, rd, at
```

### Similarly MOVN:

```
SELNEZ at, rs, rt
SELEQZ rd, rd, rt
OR rd, rd, at
```

The more general select operation requires 4 registers (1 output + 3 inputs (1 condition + 2 data)) and can be expressed:

```
rD \leftarrow if \ rC \ then \ rA \ else \ rB
```

The more general select can be created using Release 6 instructions as follows:

```
SELNEZ at, rB, rC
SELNEZ rD, rA, rC
OR rD, rD, at
```

31		26	25	21	20	16	15		11	10		6	5		0
	COP1 010001		fmt S, D only		ft			fs			fd			SELEQZ 010100	
	COP1 010001		fmt S, D only		ft			fs			fd			SELNEZ 010111	
	6		5		5			5			5			6	

```
        Format:
        SELEQZ.fmt SELNEQZ.fmt

        SELEQZ.S fd,fs,ft
        MIPS32 Release 6

        SELEQZ.D fd,fs,ft
        MIPS32 Release 6

        SELNEZ.S fd,fs,ft
        MIPS32 Release 6

        SELNEZ.D fd,fs,ft
        MIPS32 Release 6
```

**Purpose:** Select floating point value or zero with FPR condition.

## **Description:**

```
SELEQZ.fmt: FPR[fd] ← FPR[ft].bit0 ? 0 : FPR[fs]
SELNEZ.fmt: FPR[fd] ← FPR[ft].bit0 ? FPR[fs]: 0
```

- SELEQZ.fmt is a select operation, with a condition input in FPR ft, one explicit data input in FPR fs, and implicit data input 0. The condition is true only if bit 0 of FPR ft is zero.
- SELNEZ.fmt is a select operation, with a condition input in FPR ft, one explicit data input in FPR fs, and implicit data input 0. The condition is true only if bit 0 of FPR ft is nonzero.

If the condition is true, the value of fs is written to fd.

If the condition is false, the value that has all bits zero is written to £d.

This instruction has floating point formats S and D, but these specify only the width of the operands. Format S can be used for 32-bit W data, and format D can be used for 64 bit L data. The condition test is restricted to bit 0 of FPR ft. Other bits are ignored.

This instruction has no execution exception behavior. It does not trap on NaNs, and the FCSR<sub>Cause</sub> and FCSR<sub>Flags</sub> fields are not modified.

#### **Restrictions:**

FPR fd destination register bits beyond the format width are UNPREDICTABLE. For example, if fmt is S, then fd bits 0-31 are defined, but bits 32 and above are UNPREDICTABLE. If fmt is D, then fd bits 0-63 are defined.

### **Availability and Compatibility:**

These instructions are introduced by and required as of MIPS32 Release 6.

#### **Special Considerations:**

Only formats S and D are valid. Other format values may be used to encode other instructions. Unused format encodings are required to signal the Reserved Instruction exception.

## **Operation:**

```
tmp 		ValueFPR(ft, UNINTERPRETED_WORD)
SELEQZ: cond 		tmp.bit0 = 0
SELNEZ: cond 		tmp.bit0 ≠ 0
if cond then
    tmp 		ValueFPR(fs, fmt)
else
```


```
\label{eq:tmp} tmp \leftarrow 0 \ /* \ all \ bits \ set \ to \ zero \ */ endif \mbox{StoreFPR(fd, fmt, tmp)}
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

# **Floating Point Exceptions:**

SH Store Halfword



Format: SH rt, offset(base) MIPS32

Purpose: Store Halfword

To store a halfword to memory.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

### **Restrictions:**

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) \ + \ {\rm GPR}[{\rm base}] \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm STORE}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}}\ |\ ({\rm pAddr}_{1...0}\ {\rm xor}\ ({\rm ReverseEndian}\ |\ 0)) \\ {\rm bytesel} \leftarrow {\rm vAddr}_{1...0}\ {\rm xor}\ ({\rm BigEndianCPU}\ |\ 0) \\ {\rm dataword} \leftarrow {\rm GPR}[{\rm rt}]_{31-8*bytesel...0}\ |\ 0^{8*bytesel} \\ {\rm StoreMemory}\ ({\rm CCA},\ {\rm HALFWORD},\ {\rm dataword},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

SHE Store Halfword EVA



Format: SHE rt, offset(base) MIPS32

Purpose: Store Halfword EVA

To store a halfword to user mode virtual address space when executing in kernel mode.

```
Description: memory[GPR[base] + offset] ← GPR[rt]
```

The least-significant 16-bit halfword of register *rt* is stored in memory at the location specified by the aligned effective address. The 9-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

The SHE instruction functions the same as the SH instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

## **Restrictions:**

Only usable in kernel mode when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

Pre-Release 6: The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

## **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) \ + \ {\rm GPR}[{\rm base}] \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation}\ ({\rm vAddr},\ {\rm DATA},\ {\rm STORE}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}}\ |\ ({\rm pAddr}_{1...0}\ {\rm xor}\ ({\rm ReverseEndian}\ |\ 0)) \\ {\rm bytesel} \leftarrow {\rm vAddr}_{1...0}\ {\rm xor}\ ({\rm BigEndianCPU}\ |\ 0) \\ {\rm dataword} \leftarrow {\rm GPR}[{\rm rt}]_{31-8*bytesel...0}\ |\ 0^{8*bytesel} \\ {\rm StoreMemory}\ ({\rm CCA},\ {\rm HALFWORD},\ {\rm dataword},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ \end{array}
```

# **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable



Format: SIGRIE code MIPS32 Release 6

Purpose: Signal Reserved Instruction Exception

The SIGRIE instruction signals a Reserved Instruction exception.

**Description:** SignalException(ReservedInstruction)

The SIGRIE instruction signals a Reserved Instruction exception. Implementations should use exactly the same mechanisms as they use for reserved instructions that are not defined by the Architecture.

The 16-bit *code* field is available for software use.

#### **Restrictions:**

The 16-bit *code* field is available for software use. The value zero is considered the default value. Software may provide extended functionality by interpreting nonzero values of the *code* field in a manner that is outside the scope of this architecture specification.

## **Availability and Compatibility:**

This instruction is introduced by and required as of Release 6.

Pre-Release 6: this instruction encoding was reserved, and required to signal a Reserved Instruction exception. Therefore this instruction can be considered to be both backwards and forwards compatible.

## **Operation:**

SignalException(ReservedInstruction)

## **Exceptions:**

Reserved Instruction

3′	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	0 00000	rt	rd	sa	SLL 000000
	6	5	5	5	5	6

Format: SLL rd, rt, sa MIPS32

Purpose: Shift Word Left Logical

To left-shift a word by a fixed number of bits.

**Description:** GPR[rd] ← GPR[rt] << sa

The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeros into the emptied bits. The word result is placed in GPR rd. The bit-shift amount is specified by sa.

### **Restrictions:**

None

## **Operation:**

```
s \leftarrow sa

temp \leftarrow GPR[rt]<sub>(31-s)..0</sub> || 0<sup>s</sup>

GPR[rd] \leftarrow temp
```

# **Exceptions:**

None

## **Programming Notes:**

SLL r0, r0, 0, expressed as NOP, is the assembly idiom used to denote no operation.

SLL r0, r0, 1, expressed as SSNOP, is the assembly idiom used to denote no operation that causes an issue break on superscalar processors.

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	rs	rt	rd	0 00000	SLLV 000100
	6	5	5	5	5	6

Format: SLLV rd, rt, rs MIPS32

Purpose: Shift Word Left Logical Variable

To left-shift a word by a variable number of bits.

**Description:** GPR[rd] ← GPR[rt] << GPR[rs]

The contents of the low-order 32-bit word of GPR *rt* are shifted left, inserting zeros into the emptied bits. The resulting word is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

### **Restrictions:**

None

# **Operation:**

```
s \leftarrow GPR[rs]_{4..0}

temp \leftarrow GPR[rt]_{(31-s)..0} \mid \mid 0^s

GPR[rd] \leftarrow temp
```

## **Exceptions:**

None

## **Programming Notes:**

SLT Set on Less Than

3	1 26	5 25	21	20 16	15 11	10 6	5 0
	SPECIAL 000000		rs	rt	rd	0 00000	SLT 101010
	6	•	5	5	5	5	6

Format: SLT rd, rs, rt MIPS32

Purpose: Set on Less Than

To record the result of a less-than comparison.

**Description:** GPR[rd] ← (GPR[rs] < GPR[rt])

Compare the contents of GPR rs and GPR rt as signed integers; record the Boolean result of the comparison in GPR rd. If GPR rs is less than GPR rt, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.


## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] < GPR[rt] then GPR[rd] \leftarrow 0^{GPRLEN-1} \mid \mid 1 else GPR[rd] \leftarrow 0^{GPRLEN} endif
```

## **Exceptions:**



Format: SLTI rt, rs, immediate MIPS32

Purpose: Set on Less Than Immediate

To record the result of a less-than comparison with a constant.

```
Description: GPR[rt] ← (GPR[rs] < sign_extend(immediate) )
```

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers; record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.


### **Restrictions:**

None

## **Operation:**

```
if GPR[rs] < sign_extend(immediate) then GPR[rt] \leftarrow 0^{GPRLEN-1}||1 else GPR[rt] \leftarrow 0^{GPRLEN} endif
```

### **Exceptions:**



Format: SLTIU rt, rs, immediate MIPS32

Purpose: Set on Less Than Immediate Unsigned

To record the result of an unsigned less-than comparison with a constant.

```
Description: GPR[rt] ← (GPR[rs] < sign_extend(immediate))
```

Compare the contents of GPR *rs* and the sign-extended 16-bit *immediate* as unsigned integers; record the Boolean result of the comparison in GPR *rt*. If GPR *rs* is less than *immediate*, the result is 1 (true); otherwise, it is 0 (false).

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

The arithmetic comparison does not cause an Integer Overflow exception.

#### **Restrictions:**

None

## **Operation:**

#### **Exceptions:**

31	26	25 2	20	16	15	11	10 6	5		0
SPECIAL 000000		rs		rt	rd		0 00000		SLTU 101011	
6		5		5	5		5	•	6	

Format: SLTU rd, rs, rt MIPS32

Purpose: Set on Less Than Unsigned

To record the result of an unsigned less-than comparison.

**Description:** GPR[rd] ← (GPR[rs] < GPR[rt])

Compare the contents of GPR rs and GPR rt as unsigned integers; record the Boolean result of the comparison in GPR rd. If GPR rs is less than GPR rt, the result is 1 (true); otherwise, it is 0 (false).

The arithmetic comparison does not cause an Integer Overflow exception.

## **Restrictions:**

None

## **Operation:**

### **Exceptions:**

31	26	25 21	20	16	15	11	10	6	5		0
COP1 010001		fmt	00	0000	fs	S	fd			QRT 00100	
6		5	•	5	5	1	5			6	

Format: SQRT.fmt

SQRT.S fd, fs
SQRT.D fd, fs
MIPS32
MIPS32

**Purpose:** Floating Point Square Root

To compute the square root of an FP value.

**Description:** FPR[fd] ← SQRT(FPR[fs])

The square root of the value in FPR fs is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operand and result are values in format fmt.

If the value in FPR fs corresponds to -0, the result is -0.

### **Restrictions:**

If the value in FPR fs is less than 0, an Invalid Operation condition is raised.

The fields fs and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPRE-DICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

## **Operation:**

```
StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

### Floating Point Exceptions:

Invalid Operation, Inexact, Unimplemented Operation

31	26	25	21	20 16	15 11	10 6	5 0
	SPECIAL 000000		0 00000	rt	rd	sa	SRA 000011
	6	•	5	5	5	5	6

Format: SRA rd, rt, sa MIPS32

Purpose: Shift Word Right Arithmetic

To execute an arithmetic right-shift of a word by a fixed number of bits.

**Description:** GPR[rd] ← GPR[rt] >> sa (arithmetic)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by *sa*.

## **Restrictions:**

None

## sOperation:

```
ss \leftarrow sa

temp \leftarrow GPR[rt]<sub>31</sub>)<sup>s</sup> || GPR[rt]<sub>31..s</sub>

GPR[rd] \leftarrow temp
```

# **Exceptions:**

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	rs	rt	rd	0 00000	SRAV 000111
	6	5	5	5	5	6

Format: SRAV rd, rt, rs MIPS32

Purpose: Shift Word Right Arithmetic Variable

To execute an arithmetic right-shift of a word by a variable number of bits.

```
Description: GPR[rd] ← GPR[rt] >> GPR[rs] (arithmetic
```

The contents of the low-order 32-bit word of GPR *rt* are shifted right, duplicating the sign-bit (bit 31) in the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

### **Restrictions:**

None

## **Operation:**

```
s \leftarrow GPR[rs]_{4..0}

temp \leftarrow (GPR[rt]_{31})^s \mid \mid GPR[rt]_{31..s}

GPR[rd] \leftarrow temp
```

# **Exceptions:**

31	26	25	22	21	20	16	15	11	10		6	5	0
SPECIAL 000000			0000	R 0	rt		r	d		sa		SRL 000010	
6			4	1	5		5	5	•	5		6	

Format: SRL rd, rt, sa MIPS32

Purpose: Shift Word Right Logical

To execute a logical right-shift of a word by a fixed number of bits.

**Description:** GPR[rd] ← GPR[rt] >> sa (logical)

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits. The word result is placed in GPR *rd*. The bit-shift amount is specified by *sa*.

## **Restrictions:**

None

## sOperation:

```
ss \leftarrow sa

temp \leftarrow 0<sup>s</sup> || GPR[rt]<sub>31...s</sub>

GPR[rd] \leftarrow temp
```

# **Exceptions:**

31	26	25 2	1	20 16	15	11	10	7	6	5	0
SPECIAL 000000		rs		rt	rd		0	0000	R 0	SRLV 000110	
6		5		5	5			4	1	6	

Format: SRLV rd, rt, rs MIPS32

Purpose: Shift Word Right Logical Variable

To execute a logical right-shift of a word by a variable number of bits.

**Description:**  $GPR[rd] \leftarrow GPR[rt] \Rightarrow GPR[rs]$  (logical

The contents of the low-order 32-bit word of GPR *rt* are shifted right, inserting zeros into the emptied bits; the word result is placed in GPR *rd*. The bit-shift amount is specified by the low-order 5 bits of GPR *rs*.

## **Restrictions:**

None

## **Operation:**

```
s \leftarrow GPR[rs]_{4..0}

temp \leftarrow 0^s \mid \mid GPR[rt]_{31..s}

GPR[rd] \leftarrow temp
```

# **Exceptions:**

None

386

31	26	25 21	20 16	15 1	1 10 6	5	0
SPECIAL 000000		0 00000	00000	0 00000	1 00001	SLL 000000	
6		5	5	5	5	6	

Format: SSNOP Assembly Idiom MIPS32

Purpose: Superscalar No Operation

Break superscalar issue on a superscalar processor.

## **Description:**

SSNOP is the assembly idiom used to denote superscalar no operation. The actual instruction is interpreted by the hardware as SLL r0, r0, 1.

This instruction alters the instruction issue behavior on a superscalar processor by forcing the SSNOP instruction to single-issue. The processor must then end the current instruction issue between the instruction previous to the SSNOP and the SSNOP. The SSNOP then issues alone in the next issue slot.

On a single-issue processor, this instruction is a NOP that takes an issue slot.

#### **Restrictions:**

None

# Availability and Compatibility

Release 6: the special no-operation instruction SSNOP is deprecated: it behaves the same as a conventional NOP. Its special behavior with respect to instruction issue is no longer guaranteed. The EHB and JR.HB instructions are provided to clear execution and instruction hazards.

Assemblers targeting specifically Release 6 should reject the SSNOP instruction with an error.

# **Operation:**

None

#### **Exceptions:**

None

## **Programming Notes:**

SSNOP is intended for use primarily to allow the programmer control over CP0 hazards by converting instructions into cycles in a superscalar processor. For example, to insert at least two cycles between an MTC0 and an ERET, one would use the following sequence:

```
mtc0 x,y
ssnop
ssnop
eret
```

The MTC0 issues in cycle T. Because the SSNOP instructions must issue alone, they may issue no earlier than cycle T+1 and cycle T+2, respectively. Finally, the ERET issues no earlier than cycle T+3. Although the instruction after an SSNOP may issue no earlier than the cycle after the SSNOP is issued, that instruction may issue later. This is because other implementation-dependent issue rules may apply that prevent an issue in the next cycle. Processors should not introduce any unnecessary delay in issuing SSNOP instructions.

SUB Subtract Word

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	rs	rt	rd	0 00000	SUB 100010
	6	5	5	5	5	6

Format: SUB rd, rs, rt MIPS32

Purpose: Subtract Word

To subtract 32-bit integers. If overflow occurs, then trap.

**Description:** GPR[rd] ← GPR[rs] - GPR[rt]

The 32-bit word value in GPR *rt* is subtracted from the 32-bit value in GPR *rs* to produce a 32-bit result. If the subtraction results in 32-bit 2's complement arithmetic overflow, then the destination register is not modified and an Integer Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR *rd*.

#### **Restrictions:**

None

## **Operation:**

```
\begin{array}{l} \mathsf{temp} \leftarrow (\mathsf{GPR}[\mathsf{rs}]_{31} \big| \big| \mathsf{GPR}[\mathsf{rs}]_{31\ldots 0}) \; - \; (\mathsf{GPR}[\mathsf{rt}]_{31} \big| \big| \mathsf{GPR}[\mathsf{rt}]_{31\ldots 0}) \\ \mathsf{if} \; \; \mathsf{temp}_{32} \neq \mathsf{temp}_{31} \; \mathsf{then} \\ \qquad \qquad \mathsf{SignalException}(\mathsf{IntegerOverflow}) \\ \mathsf{else} \\ \qquad \mathsf{GPR}[\mathsf{rd}] \; \leftarrow \; \mathsf{temp}_{31\ldots 0} \\ \mathsf{endif} \end{array}
```

# **Exceptions:**

Integer Overflow

## **Programming Notes:**

SUBU performs the same arithmetic operation but does not trap on overflow.

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	ft	fs	fd	SUB 000001
6		5	5	5	5	6

Format: SUB.fmt

SUB.S fd, fs, ft SUB.D fd, fs, ft SUB.PS fd, fs, ft MIPS32 MIPS32

MIPS64,MIPS32 Release 2, removed in Release 6

**Purpose:** Floating Point Subtract

To subtract FP values.

**Description:** FPR[fd] ← FPR[fs] - FPR[ft]

The value in FPR ft is subtracted from the value in FPR fs. The result is calculated to infinite precision, rounded according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt. SUB.PS subtracts the upper and lower halves of FPR fs and FPR ft independently, and ORs together any generated exceptional conditions.

#### **Restrictions:**

The fields fs, ft, and fd must specify FPRs valid for operands of type fmt. If the fields are not valid, the result is **UNPREDICTABLE**.

The operands must be values in format *fmt*; if they are not, the result is **UNPREDICTABLE** and the value of the operand FPRs becomes **UNPREDICTABLE**.

The result of SUB.PS is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the *FR*=1 mode, but not with *FR*=0, and not on a 32-bit FPU.

#### **Availability and Compatibility:**

SUB.PS has been removed in Release 6.

## **Operation:**

```
StoreFPR (fd, fmt, ValueFPR(fs, fmt) -_{fmt} ValueFPR(ft, fmt))
```

## **CPU Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **FPU Exceptions:**

Inexact, Overflow, Underflow, Invalid Op, Unimplemented Op

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	rs	rt	rd	0 00000	SUBU 100011
	6	5	5	5	5	6

Format: SUBU rd, rs, rt MIPS32

Purpose: Subtract Unsigned Word

To subtract 32-bit integers.

**Description:** GPR[rd] ← GPR[rs] - GPR[rt]

The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs and the 32-bit arithmetic result is and placed into GPR rd.

No integer overflow exception occurs under any circumstances.

### **Restrictions:**

None

## **Operation:**


```
temp ← GPR[rs] - GPR[rt]
GPR[rd] ← temp
```

## **Exceptions:**

None

# **Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.



Format: SUXC1 fs, index(base)

MIPS64,MIPS32 Release 2, removed in Release 6

**Purpose:** Store Doubleword Indexed Unaligned from Floating Point

To store a doubleword from an FPR to memory (GPR+GPR addressing) ignoring alignment.

```
Description: memory[(GPR[base] + GPR[index])_{PSIZE-1...3}] \leftarrow FPR[fs]
```

The contents of the 64-bit doubleword in FPR fs is stored at the memory location specified by the effective address. The contents of GPR *index* and GPR *base* are added to form the effective address. The effective address is doubleword-aligned; EffectiveAddress<sub>2,0</sub> are ignored.

#### **Restrictions:**

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model. The instruction is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Availability and Compatibility**


This instruction has been removed in Release 6.

## **Operation:**

### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Watch

SW Store Word



Format: SW rt, offset(base) MIPS32

**Purpose:** Store Word

To store a word to memory.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The least-significant 32-bit word of GPR *rt* is stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

## **Restrictions:**

Pre-Release 6: The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← GPR[rt]
StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
```

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch



SWC1 ft, offset(base) MIPS32

**Purpose:** Store Word from Floating Point To store a word from an FPR to memory.

**Description:** memory[GPR[base] + offset] ← FPR[ft]

The low 32-bit word from FPR ft is stored in memory at the location specified by the aligned effective address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.

# **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>1,0</sub>  $\neq$  0 (not word-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.


Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← ValueFPR(ft, UNINTERPRETED_WORD)
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

# **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch



Format: SWC2 rt, offset(base) MIPS32

**Purpose:** Store Word from Coprocessor 2

To store a word from a COP2 register to memory

**Description:** memory [GPR [base] + offset]  $\leftarrow$  CPR [2, rt, 0]

The low 32-bit word from COP2 (Coprocessor 2) register *rt* is stored in memory at the location specified by the aligned effective address. The signed *offset* is added to the contents of GPR *base* to form the effective address.

#### **Restrictions:**

Pre-Release 6: An Address Error exception occurs if EffectiveAddress<sub>1..0</sub>  $\neq$  0 (not word-aligned).

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.

# **Availability and Compatibility**

This instruction has been recoded for Release 6.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← CPR[2,rt,0]
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

## **Programming Notes:**

As shown in the instruction drawing above, Release 6 implements an 11-bit offset, whereas all release levels lower than Release 6 of the MIPS architecture implement a 16-bit offset.

SWE Store Word EVA

31	26	25	21	20 16	15 7	6	5	0
SPECIAL3 011111		base		rt	offset	0	SWE 011111	
 6	•	5		5	9	1	6	

Format: SWE rt, offset(base) MIPS32

**Purpose:** Store Word EVA

To store a word to user mode virtual address space when executing in kernel mode.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The least-significant 32-bit word of GPR rt is stored in memory at the location specified by the aligned effective address. The 9-bit signed offset is added to the contents of GPR base to form the effective address.

The SWE instruction functions the same as the SW instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

## **Restrictions:**

Only usable in kernel mode when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

Pre-Release 6: The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment.

Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementation dependent.


# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← GPR[rt]
StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
```

# **Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

SWL Store Word Left



Format: SWL rt, offset(base)

MIPS32, removed in Release 6

**Purpose:** Store Word Left

To store the most-significant part of a word to an unaligned memory address.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

A part of W (the most-significant 1 to 4 bytes) is in the aligned word containing EffAddr. The same number of the most-significant (left) bytes from the word in GPR rt are stored into these bytes of W.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W (2 bytes) is located in the aligned word containing the most-significant byte at 2.

- 3. SWL stores the most-significant 2 bytes of the low word from the source register into these 2 bytes in memory.
- 4. The complementary SWR stores the remainder of the unaligned word.

Word at byte 2 in memory, big-endian byte order; each memory byte contains its own address most — significance — least

O 1 2 3 4 5 6 7 8 ... Memory: Initial contents

GPR 24

E F G H

O 1 E F G H 6 ... After executing SWL \$24,2(\$0)

Figure 5.9 Unaligned Word Store Using SWL and SWR

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address ( $vAddr_{I..0}$ )—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte ordering.

SWL Store Word Left

Memory contents and byte offsets Initial contents of Dest Register 3 ←big-endian 64-bit register 0 2 offset (vAddr<sub>1..0</sub>) Е Н k С D ←little-endian significance least most most least 32-bit register Н - significance Memory contents after instruction (shaded is unchanged) Big-endian Little-endian vAddr<sub>1..0</sub> byte ordering byte ordering Ε F G 0 k Ε F Е F G 1 Ε 2 G Ε Е

3

Ε

j k

Figure 5.10 Bytes Stored by an SWL Instruction

#### **Restrictions:**

None

## **Availability and Compatibility:**

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

F

G H


## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>)
If BigEndianMem = 0 then
    pAddr ← pAddr<sub>PSIZE-1...2</sub> || 0<sup>2</sup>
endif
byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
dataword ← 0<sup>24-8*byte</sup> || GPR[rt]<sub>31...24-8*byte</sub>
StoreMemory(CCA, byte, dataword, pAddr, vAddr, DATA)
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch

SWLE Store Word Left EVA



Format: SWLE rt, offset (base) MIPS32, removed in Release 6

**Purpose:** Store Word Left EVA

To store the most-significant part of a word to an unaligned user mode virtual address while operating in kernel mode.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the most-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary.

A part of W (the most-significant 1 to 4 bytes) is in the aligned word containing EffAddr. The same number of the most-significant (left) bytes from the word in GPR rt are stored into these bytes of W.

The following figure shows this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W (2 bytes) is located in the aligned word containing the most-significant byte at 2.

- 1. SWLE stores the most-significant 2 bytes of the low word from the source register into these 2 bytes in memory.
- 2. The complementary SWRE stores the remainder of the unaligned word.

Word at byte 2 in memory, big-endian byte order; each memory byte contains its own address most - significance least 5 Memory: Initial contents GPR 24 G 0 5 6 After executing SWLE \$24,2(\$0) 0 Е 6 Then after SWRE \$24,5(\$0)

Figure 5.11 Unaligned Word Store Using SWLE and SWRE

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address  $(vAddr_{I..0})$ —and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte ordering.

The SWLE instruction functions the same as the SWL instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the  $Config5_{EVA}$  field being set to 1.

SWLE Store Word Left EVA

Memory contents and byte offsets Initial contents of Dest Register 3 ←big-endian 64-bit register 0 2 offset (vAddr<sub>1..0</sub>) k С D Ε Н ←little-endian significance least most most least 32-bit register Н - significance Memory contents after instruction (shaded is unchanged) Big-endian Little-endian  $vAddr_{1..0}$ byte ordering byte ordering Ε F G Н 0 k Ε F G Е F 1 Ε 2 G Ε Ε F 3 Ε Ε G Н i j k

Figure 5.12 Bytes Stored by an SWLE Instruction

## **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

## **Availability and Compatibility:**

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.


## **Operation:**

```
\label{eq:vAddr} $$\operatorname{vAddr} \leftarrow \operatorname{sign\_extend}(\operatorname{offset}) + \operatorname{GPR}[\operatorname{base}]$$ (pAddr, CCA) \leftarrow \operatorname{AddressTranslation}(\operatorname{vAddr}, \operatorname{DATA}, \operatorname{STORE})$$ pAddr \leftarrow \operatorname{pAddr}_{\operatorname{PSIZE-1...2}} \mid \mid (\operatorname{pAddr}_{1...0} \ \operatorname{xor} \ \operatorname{ReverseEndian}^2)$$ If BigEndianMem = 0 then $$ pAddr \leftarrow \operatorname{pAddr}_{\operatorname{PSIZE-1...2}} \mid \mid 0^2$$ end if $$ byte \leftarrow \operatorname{vAddr}_{1...0} \ \operatorname{xor} \ \operatorname{BigEndianCPU}^2$$ dataword \leftarrow 0^{24-8*byte} \mid \mid \operatorname{GPR}[\operatorname{rt}]_{31...24-8*byte}$$$ StoreMemory(CCA, byte, dataword, pAddr, vAddr, DATA)$$
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable

SWR Store Word Right



**Format:** SWR rt, offset(base)

MIPS32, removed in Release 6

**Purpose:** Store Word Right

To store the least-significant part of a word to an unaligned memory address.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

A part of W (the least-significant 1 to 4 bytes) is in the aligned word containing EffAddr. The same number of the least-significant (right) bytes from the word in GPR rt are stored into these bytes of W.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W (2 bytes) is contained in the aligned word containing the least-significant byte at 5.

- 1. SWR stores the least-significant 2 bytes of the low word from the source register into these 2 bytes in memory.
- 2. The complementary SWL stores the remainder of the unaligned word.

Word at byte 2 in memory, big-endian byte order, each mem byte contains its address least - significance least 0 4 5 8 Memory: Initial contents GPR 24 G 0 3 6 After executing SWR \$24,5(\$0) 6 Then after SWL \$24,2(\$0)

Figure 5.13 Unaligned Word Store Using SWR and SWL

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address ( $vAddr_{1..0}$ )—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte-ordering.

**SWR Store Word Right** 

Memory contents and byte offsets Initial contents of Dest Register 0 2 3 ←big-endian 64-bit register offset  $(vAddr_{1..0})$ 1 В С D Ε Н 0 ←little-endian most - significance least most least 32-bit register Н - significance -Memory contents after instruction (shaded is unchanged) Big-endian Little-endian vAddr<sub>1 0</sub> byte ordering byte ordering Ε G 0 G F G Н Н 1 k Н G Н G 2 k Ε G Н Н 3

Figure 5.14 Bytes Stored by SWR Instruction

## **Restrictions:**

None

# **Availability and Compatibility:**

Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

j k


### **Operation:**

```
vAddr ← sign extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
\texttt{pAddr} \leftarrow \texttt{pAddr}_{\texttt{PSIZE-1...2}} \ | \ | \ (\texttt{pAddr}_{\texttt{1...0}} \ \texttt{xor} \ \texttt{ReverseEndian}^2)
If BigEndianMem = 0 then
     pAddr \leftarrow pAddr_{PSIZE-1..2} \mid \mid 0^{2}
endif
byte \leftarrow vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
dataword ← GPR[rt]<sub>31-8*byte</sub> || 0<sup>8*byte</sup>
StoreMemory(CCA, WORD-byte, dataword, pAddr, vAddr, DATA)
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch

SWR Store Word Right



Format: SWRE rt, offset(base)

MIPS32, removed in Release 6

**Purpose:** Store Word Right EVA

To store the least-significant part of a word to an unaligned user mode virtual address while operating in kernel mode.

**Description:** memory[GPR[base] + offset] ← GPR[rt]

The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address (*EffAddr*). *EffAddr* is the address of the least-significant of 4 consecutive bytes forming a word (*W*) in memory starting at an arbitrary byte boundary.

A part of W (the least-significant 1 to 4 bytes) is in the aligned word containing EffAddr. The same number of the least-significant (right) bytes from the word in GPR rt are stored into these bytes of W.

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W (2 bytes) is contained in the aligned word containing the least-significant byte at 5.

- 3. SWRE stores the least-significant 2 bytes of the low word from the source register into these 2 bytes in memory.
- 4. The complementary SWLE stores the remainder of the unaligned word.

Word at byte 2 in memory, big-endian byte order, each mem byte contains its address - significance least least 3 5 Memory: Initial contents ... GPR 24 0 2 3 6 After executing SWRE \$24,5(\$0) 0 G Н 6 Then after SWLE \$24,2(\$0)

Figure 5.15 Unaligned Word Store Using SWRE and SWLE

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address  $(vAddr_{I..0})$ —and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte-ordering.

The LWE instruction functions the same as the LW instruction, except that address translation is performed using the user mode virtual address space mapping in the TLB when accessing an address within a memory segment configured to use the MUSUK access mode. Memory segments using UUSK or MUSK access modes are also accessible. Refer to Volume III, Enhanced Virtual Addressing section for additional information.

Implementation of this instruction is specified by the Config $5_{EVA}$  field being set to 1.

Memory contents and byte offsets Initial contents of Dest Register 0 3 ←big-endian 64-bit register 2  $offset \ (vAddr_{1..0})$ 1 В С D Ε Н 3 0 ←little-endian most - significance least most least 32-bit register Н - significance -Memory contents after instruction (shaded is unchanged) Big-endian Little-endian vAddr<sub>1 0</sub> byte ordering byte ordering G 0 Е Н G F G Н Н 1 k Н G Н G 2 k Ε F G Н 3 Н j k

Figure 5.16 Bytes Stored by SWRE Instruction

## **Restrictions:**

Only usable when access to Coprocessor0 is enabled and when accessing an address within a segment configured using UUSK, MUSK or MUSUK access mode.

### **Availability and Compatibility:**


Release 6 removes the load/store-left/right family of instructions, and requires the system to support misaligned memory accesses.

# **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>)
If BigEndianMem = 0 then
    pAddr ← pAddr<sub>PSIZE-1...2</sub> || 0<sup>2</sup>
endif
byte ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>
dataword ← GPR[rt]<sub>31-8*byte</sub> || 0<sup>8*byte</sup>
StoreMemory(CCA, WORD-byte, dataword, pAddr, vAddr, DATA)
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch, Coprocessor Unusable



Format: SWXC1 fs, index(base)

MIPS64, MIPS32 Release 2, removed in Release 6

**Purpose:** Store Word Indexed from Floating Point

To store a word from an FPR to memory (GPR+GPR addressing)

**Description:** memory[GPR[base] + GPR[index]] ← FPR[fs]

The low 32-bit word from FPR fs is stored in memory at the location specified by the aligned effective address. The contents of GPR *index* and GPR *base* are added to form the effective address.

#### **Restrictions:**

An Address Error exception occurs if EffectiveAddress<sub>1,0</sub>  $\neq$  0 (not word-aligned).

## **Availability and Compatibility:**

This instruction has been removed in Release 6.


Required in all versions of MIPS64 since MIPS64 Release 1. Not available in MIPS32 Release 1. Required in MIPS32 Release 2 and all subsequent versions of MIPS32. When required, required whenever FPU is present, whether a 32-bit or 64-bit FPU, whether in 32-bit or 64-bit FP Register Mode ( $FIR_{F64}$ =0 or 1,  $Status_{FR}$ =0 or 1).

## **Operation:**

```
vAddr ← GPR[base] + GPR[index]
if vAddr<sub>1..0</sub> ≠ 0<sup>3</sup> then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, STORE)
dataword ← ValueFPR(fs, UNINTERPRETED_WORD)
StoreMemory(CCA, WORD, dataword, pAddr, vAddr, DATA)
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Reserved Instruction, Coprocessor Unusable, Watch



Format: SYNC (stype = 0 implied)

SYNC stype

MIPS32 MIPS32

Purpose: Synchronize Shared Memory

To order loads and stores for shared memory.

Release 6 (with Config5<sub>GI</sub>=10/11) extends SYNC for Global Invalidate instructions (GINVI/GINVT).

# **Description:**

These types of ordering guarantees are available through the SYNC instruction:

- Completion Barriers
- · Ordering Barriers

Completion Barrier — Simple Description:

- The barrier affects only *uncached* and *cached coherent* loads and stores.
- The specified memory instructions (loads or stores or both) that occur before the SYNC instruction must be completed before the specified memory instructions after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.

Completion Barrier — Detailed Description:

- Every synchronizable specified memory instruction (loads or stores or both) that occurs in the instruction stream before the SYNC instruction must be already globally performed before any synchronizable specified memory instructions that occur after the SYNC are allowed to be performed, with respect to any other processor or coherent I/O module.
- The barrier does not guarantee the order in which instruction fetches are performed.
- A stype value of zero will always be defined such that it performs the most complete set of synchronization operations that are defined. This means stype zero always does a completion barrier that affects both loads and stores preceding the SYNC instruction and both loads and stores that are subsequent to the SYNC instruction. Non-zero values of stype may be defined by the architecture or specific implementations to perform synchronization behaviors that are less complete than that of stype zero. If an implementation does not use one of these non-zero values to define a different synchronization behavior, then that non-zero value of stype must act the same as stype zero completion barrier. This allows software written for an implementation with a lighter-weight barrier to work on another implementation which only implements the stype zero completion barrier.
- A completion barrier is required, potentially in conjunction with SSNOP (in Release 1 of the Architecture) or EHB (in Release 2 of the Architecture), to guarantee that memory reference results are visible across operating mode changes. For example, a completion barrier is required on some implementations on entry to and exit from Debug Mode to guarantee that memory effects are handled correctly.

SYNC behavior when the stype field is zero:

A completion barrier that affects preceding loads and stores and subsequent loads and stores.

*Ordering Barrier* — *Simple Description:* 

- The barrier affects only *uncached* and *cached coherent* loads and stores.
- The specified memory instructions (loads or stores or both) that occur before the SYNC instruction must always be ordered before the specified memory instructions after the SYNC.
- Memory instructions which are ordered before other memory instructions are processed by the load/store datapath first before the other memory instructions.

Ordering Barrier — Detailed Description:

- Every synchronizable specified memory instruction (loads or stores or both) that occurs in the instruction stream before the SYNC instruction must reach a stage in the load/store datapath after which no instruction re-ordering is possible before any synchronizable specified memory instruction which occurs after the SYNC instruction in the instruction stream reaches the same stage in the load/store datapath.
- If any memory instruction before the SYNC instruction in program order, generates a memory request to the external memory and any memory instruction after the SYNC instruction in program order also generates a memory request to external memory, the memory request belonging to the older instruction must be globally performed before the time the memory request belonging to the younger instruction is globally performed.
- The barrier does not guarantee the order in which instruction fetches are performed.

As compared to the completion barrier, the ordering barrier is a lighter-weight operation as it does not require the specified instructions before the SYNC to be already completed. Instead it only requires that those specified instructions which are subsequent to the SYNC in the instruction stream are never re-ordered for processing ahead of the specified instructions which are before the SYNC in the instruction stream. This potentially reduces how many cycles the barrier instruction must stall before it completes.

The Acquire and Release barrier types are used to minimize the memory orderings that must be maintained and still have software synchronization work.

Implementations that do not use any of the non-zero values of stype to define different barriers, such as ordering barriers, must make those stype values act the same as stype zero.

For the purposes of this description, the CACHE, PREF and PREFX instructions are treated as loads and stores. That is, these instructions and the memory transactions sourced by these instructions obey the ordering and completion rules of the SYNC instruction.

If Global Invalidate instructions are supported in Release 6, then SYNC (stype=0x14) acts as a completion barrier to ensure completion of any preceding GINVI or GINVT operation. This SYNC operation is globalized and only completes if all preceding GINVI or GINVT operations related to the same program have completed in the system. (Any references to GINVT also imply GINVGT, available in a virtualized MIPS system. GINVT however will be used exclusively.)

A system that implements the Global Invalidates also requires that the completion of this SYNC be constrained by legacy SYNCI operations. Thus SYNC (stype=0x14) can also be used to determine whether preceding (in program order) SYNCI operations have completed.

The SYNC (stype=0x14) also act as an ordering barrier as described in Table 5.5.

In the typical use cases, a single GINVI is used by itself to invalidate caches and would be followed by a SYNC (stype=0x14).

In the case of GINVT, multiple GINVT could be used to invalidate multiple TLB mappings, and the SYNC (stype=0x14) would be used to guaranteed completion of any number of GINVTs preceding it.

Table 5.5 lists the available completion barrier and ordering barriers behaviors that can be specified using the stype field.

Table 5.5 Encodings of the Bits[10:6] of the SYNC instruction; the SType Field

Code	Name	Older instructions which must reach the load/store ordering point before the SYNC instruction completes.	Younger instructions which must reach the load/store ordering point only after the SYNC instruction completes.	Older instructions which must be globally performed when the SYNC instruction completes	Compliance
0x0	SYNC or SYNC 0	Loads, Stores	Loads, Stores	Loads, Stores	Required
0x4	SYNC_WMB or SYNC 4	Stores	Stores		Optional
0x10	SYNC_MB or SYNC 16	Loads, Stores	Loads, Stores		Optional
0x11	SYNC_ACQUIRE or SYNC 17	Loads	Loads, Stores		Optional
0x12	SYNC_RELEASE or SYNC 18	Loads, Stores	Stores		Optional
0x13	SYNC_RMB or SYNC 19	Loads	Loads		Optional
0x1-0x3, 0x5-0xF					Implementation-Spe- cific and Vendor Spe- cific Sync Types
0x14	SYNC_GINV	Loads, Stores	Loads, Stores	GINVI, GINVT, SYNCI	Release 6 w/ Config5 <sub>GI</sub> =10/11 otherwise Reserved
0x15 - 0x1F	RESERVED				Reserved for MIPS Technologies for future extension of the architecture.

#### Terms:

Synchronizable: A load or store instruction is synchronizable if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either uncached or cached coherent. Shared memory is memory that can be accessed by more than one processor or by a coherent I/O system module.

*Performed load*: A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

*Performed store*: A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.

Globally performed load: A load instruction is globally performed when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

Globally performed store: A store instruction is globally performed when it is globally observable. It is globally observable when it is observable by all processors and I/O modules capable of loading from the location.

Coherent I/O module: A coherent I/O module is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of cached coherent.

*Load/Store Datapath*: The portion of the processor which handles the load/store data requests coming from the processor pipeline and processes those requests within the cache and memory system hierarchy.

#### **Restrictions:**

The effect of SYNC on the global order of loads and stores for memory access types other than *uncached* and *cached coherent* is **UNPREDICTABLE**.

## **Operation:**

SyncOperation(stype)

#### **Exceptions:**

None

## **Programming Notes:**

A processor executing load and store instructions observes the order in which loads and stores using the same memory access type occur in the instruction stream; this is known as *program order*.

A *parallel program* has multiple instruction streams that can execute simultaneously on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors—the *global order* of the loads and store—determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is *strongly ordered*. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but neither is it an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups, and the effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the subsequent group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.


Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits implementation of MP systems that are not strongly ordered; SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC generally does not operate on a system that is not strongly ordered. However, a program that does use SYNC works on both types of systems. (System-specific documentation describes the actions needed to reliably share data in parallel programs for that system.)

The behavior of a load or store using one memory access type is **UNPREDICTABLE** if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior.

SYNC affects the order in which the effects of load and store instructions appear to all processors; it does not generally affect the physical memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation-specific aspects of the cached memory system, such as writeback buffers, is not defined.

```
# Processor A (writer)
# Conditions at entry:
# The value 0 has been stored in FLAG and that value is observable by B
      R1, DATA
                       # change shared DATA value
      R2, 1
LI
SYNC
                       # Perform DATA store before performing FLAG store
SW
      R2, FLAG
                       # say that the shared DATA value is valid
   # Processor B (reader)
      LΙ
            R2, 1
   1: LW
             R1, FLAG # Get FLAG
      BNE
             R2, R1, 1B# if it says that DATA is not valid, poll again
      NOP
      SYNC
                       # FLAG value checked before doing DATA read
             R1, DATA # Read (valid) shared DATA value
```

The code fragments above shows how SYNC can be used to coordinate the use of shared data between separate writer and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures that DATA is not read until after the FLAG value indicates that the shared data is valid.



Format: SYNCI offset (base) MIPS32 Release 2

Purpose: Synchronize Caches to Make Instruction Writes Effective

To synchronize all caches to make instruction writes effective.

## **Description:**

This instruction is used after a new instruction stream is written to make the new instructions effective relative to an instruction fetch, when used in conjunction with the SYNC and JALR.HB, JR.HB, or ERET instructions, as described below. Unlike the CACHE instruction, the SYNCI instruction is available in all operating modes in an implementation of Release 2 of the architecture.

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used to address the cache line in all caches which may need to be synchronized with the write of the new instructions. The operation occurs only on the cache line which may contain the effective address. One SYNCI instruction is required for every cache line that was written. See the Programming Notes below.

A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur as a by product of this instruction. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit exceptions.

A Cache Error exception may occur as a by product of this instruction. For example, if a writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a SYNCI instruction whose address matches the Watch register address match conditions.

## **Restrictions:**

The operation of the processor is **UNPREDICTABLE** if the effective address references any instruction cache line that contains instructions to be executed between the SYNCI and the subsequent JALR.HB, JR.HB, or ERET instruction required to clear the instruction hazard.

The SYNCI instruction has no effect on cache lines that were previously locked with the CACHE instruction. If correct software operation depends on the state of a locked line, the CACHE instruction must be used to synchronize the caches.

Full visibility of the new instruction stream requires execution of a subsequent SYNC instruction, followed by a JALR.HB, JR.HB, DERET, or ERET instruction. The operation of the processor is **UNPREDICTABLE** if this sequence is not followed.

#### SYNCI globalization:

The SYNCI instruction acts on the current processor at a minimum. Implementations are required to affect caches outside the current processor to perform the operation on the current processor (as might be the case if multiple processors share an L2 or L3 cache).

In multiprocessor implementations where instruction caches are coherently maintained by hardware, the SYNCI instruction should behave as a NOP instruction.

In multiprocessor implementations where instruction caches are not coherently maintained by hardware, the SYNCI instruction may optionally affect all coherent icaches within the system. If the effective address uses a coherent Cacheability and Coherency Attribute (CCA), then the operation may be *globalized*, meaning it is broadcast to all of the coherent instruction caches within the system. If the effective address does not use one of the coherent CCAs, there is no broadcast of the SYNCI operation. If multiple levels of caches are to be affected by one SYNCI instruction, all of the affected cache levels must be processed in the same manner - either all affected cache levels use the globalized behavior or all affected cache levels use the non-globalized behavior.

Pre-Release 6: Portable software could not rely on the optional *globalization* of SYNCI. Strictly portable software without implementation specific awareness could only rely on expensive "instruction cache shootdown" using interprocessor interrupts.

Release 6: SYNCI *globalization* is required. Compliant implementations must globalize SYNCI, and portable software can rely on this behavior.

### **Operation:**

```
vaddr ← GPR[base] + sign_extend(offset)
SynchronizeCacheLines(vaddr) /* Operate on all caches */
```

### **Exceptions:**

Reserved Instruction exception (Release 1 implementations only) TLB Refill Exception
TLB Invalid Exception
Address Error Exception
Cache Error Exception
Bus Error Exception


# **Programming Notes:**

When the instruction stream is written, the SYNCI instruction should be used in conjunction with other instructions to make the newly-written instructions effective. The following example shows a routine which can be called after the new instruction stream is written to make those changes effective. The SYNCI instruction could be replaced with the corresponding sequence of CACHE instructions (when access to Coprocessor 0 is available), and that the JR.HB instruction could be replaced with JALR.HB, ERET, or DERET instructions, as appropriate. A SYNC instruction is required between the final SYNCI instruction in the loop and the instruction that clears instruction hazards.

```
* This routine makes changes to the instruction stream effective to the
* hardware. It should be called after the instruction stream is written.
* On return, the new instructions are effective.
* Inputs:
     a0 = Start address of new instruction stream
     a1 = Size, in bytes, of new instruction stream
*/
                            /* If size==0, */
        al, zero, 20f
  bea
                            /* branch around */
  nop
                            /* Calculate end address + 1 */
  addu
        a1, a0, a1
                          /* Get step size for SYNCI from new */
  rdhwr v0, HW SYNCI Step
                            /* Release 2 instruction */
        v0, zero, 20f
                           /* If no caches require synchronization, */
  bea
                               branch around */
  nop
```

```
10: synci 0(a0) /* Synchronize all caches around address */
addu a0, a0, v0 /* Add step size in delay slot */
sltu v1, a0, a1 /* Compare current with end address */
bne v1, zero, 10b /* Branch if more to do */
nop /* branch around */
sync /* Clear memory hazards */
20: jr.hb ra /* Return, clearing instruction hazards */
nop
```

SYSCALL System Call



Format: SYSCALL MIPS32

Purpose: System Call

To cause a System Call exception.

# **Description:**

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The *code* field is available for use as software parameters, but may be retrieved by the exception handler by loading the contents of the memory word containing the instruction. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

# **Operation:**

SignalException(SystemCall)

# **Exceptions:**

System Call

TEQ Trap if Equal

31	26	25	21	20	16 1	15 6	5	0
	SPECIAL 000000	rs		rt		code		TEQ 0100
	6	5		5		10		6

Format: TEQ rs, rt MIPS32

Purpose: Trap if Equal

To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] = GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as signed integers. If GPR rs is equal to GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software may load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] = GPR[rt] then
    SignalException(Trap)
endif
```

# **Exceptions:**

31	26	25	21	20 10	6	15		0
REGIMM 000001		rs		TEQI 01100			immediate	
6		5		5	•		16	

Format: TEQI rs, immediate

MIPS32, removed in Release 6

Purpose: Trap if Equal Immediate

To compare a GPR to a constant and do a conditional trap.

**Description:** if GPR[rs] = immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers. If GPR *rs* is equal to *immediate*, then take a Trap exception.

# **Restrictions:**


None

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

# **Exceptions:**



Format: TGE rs, rt MIPS32

Purpose: Trap if Greater or Equal

To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] ≥ GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as signed integers. If GPR rs is greater than or equal to GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, the system software may load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] ≥ GPR[rt] then
    SignalException(Trap)
endif
```

# **Exceptions:**

	31	26	25 2	1	20 16	15 0	
	REGIMM 000001		rs		TGEI 01000	immediate	
_	6		5		5	16	

Format: TGEI rs, immediate

MIPS32, removed in Release 6

Purpose: Trap if Greater or Equal Immediate

To compare a GPR to a constant and do a conditional trap.

**Description:** if  $GPR[rs] \ge immediate then Trap$ 

Compare the contents of GPR rs and the 16-bit signed *immediate* as signed integers. If GPR rs is greater than or equal to *immediate*, then take a Trap exception.

## **Restrictions:**

None

# **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
if GPR[rs] ≥ sign_extend(immediate) then
    SignalException(Trap)
endif
```

# **Exceptions:**

31	26	25 21	20	16	15		)
REGIMM 000001		rs	TGEIU 01001			immediate	
6		5	5			16	

Format: TGEIU rs, immediate

MIPS32, removed in Release 6

**Purpose:** Trap if Greater or Equal Immediate Unsigned To compare a GPR to a constant and do a conditional trap.

**Description:** if GPR[rs] ≥ immediate then Trap

Compare the contents of GPR rs and the 16-bit sign-extended *immediate* as unsigned integers. If GPR rs is greater than or equal to *immediate*, then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

## **Restrictions:**

None


## **Availability and Compatibility:**

This instruction has been removed in Release 6.

# **Operation:**

```
if (0 || GPR[rs]) \geq (0 || sign_extend(immediate)) then SignalException(Trap) endif
```

## **Exceptions:**



Format: TGEU rs, rt MIPS32

**Purpose:** Trap if Greater or Equal Unsigned To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] ≥ GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as unsigned integers. If GPR rs is greater than or equal to GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, the system software may load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**


None

## **Operation:**

```
if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then
    SignalException(Trap)
endif
```

# **Exceptions:**

TLBINV TLB Invalidate



Format: TLBINV MIPS32

**Purpose:** TLB Invalidate

TLBINV invalidates a set of TLB entries based on ASID and Index match. The virtual address is ignored in the entry match. TLB entries which have their G bit set to 1 are not modified.

Implementation of the TLBINV instruction is optional. The implementation of this instruction is indicated by the IE field in *Config4*.

Support for TLBINV is recommend for implementations supporting VTLB/FTLB type of MMU.

Implementation of EntryHI<sub>FHINV</sub> field is required for implementation of TLBINV instruction.

### **Description:**

On execution of the TLBINV instruction, the set of TLB entries with matching ASID are marked invalid, excluding those TLB entries which have their G bit set to 1.

The  $EntryHI_{ASID}$  field has to be set to the appropriate ASID value before executing the TLBINV instruction.

Behavior of the TLBINV instruction applies to all applicable TLB entries and is unaffected by the setting of the *Wired* register.

• For JTLB-based MMU ( $Config_{MT}=1$ ):

All matching entries in the JTLB are invalidated. The *Index* register is unused.

• For VTLB/FTLB -based MMU (*Config<sub>MT</sub>*=4):

If TLB invalidate walk is implemented in software ( $Config4_{IE}$ =2), then software must do these steps to flush the entire MMU:

- 1. one TLBINV instruction is executed with an index in VTLB range (invalidates all matching VTLB entries)
- 2. a TLBINV instruction is executed for each FTLB set (invalidates all matching entries in FTLB set)

If TLB invalidate walk is implemented in hardware ( $Config4_{IE}$ =3), then software must do these steps to flush the entire MMU:

1. one TLBINV instruction is executed (invalidates all matching entries in both FTLB & VTLB). In this case, *Index* is unused.

## **Restrictions:**

When  $Config4_{MT} = 4$  and  $Config4_{IE} = 2$ , the operation is **UNDEFINED** if the contents of the *Index* register are greater than or equal to the number of available TLB entries.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Availability and Compatibility:**

Implementation of the TLBINV instruction is optional. The implementation of this instruction is indicated by the IE

TLB Invalidate

field in Config4.

Implementation of EntryHI<sub>EHINV</sub> field is required for implementation of TLBINV instruction.

Pre-Release 6, support for TLBINV is recommended for implementations supporting VTLB/FTLB type of MMU. Release 6 (and subsequent releases) support for TLBINV is required for implementations supporting VTLB/FTLB type of MMU.

Release 6: On processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT}$ = 2 or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

## **Operation:**


```
if (Config_{MT}=1 or (Config_{MT}=4 & Config_{TE}=2 & Index < VTLBsize()))
       startnum \leftarrow 0
       endnum ← VTLBsize() - 1
   // treating VTLB and FTLB as one array
   if (Config_{MT}=4 \& Config_{TE}=2 \& Index \ge VTLBsize();)
       startnum ← start of selected FTLB set // implementation specific
       endnum ← end of selected FTLB set - 1 //implementation specifc
   endif
   if (Config<sub>MT</sub>=4 & Config4<sub>IE</sub>=3))
       startnum \leftarrow 0
       endnum ← VTLBsize() + FTLBsize() - 1;
   endif
   for (i = startnum to endnum)
       if (TLB[i]_{ASID} = EntryHi_{ASID} \& TLB[i]_{G} = 0)
          TLB[i]_{VPN2 invalid} \leftarrow 1
       endif
   endfor
function VTLBsize
   return 1 + ( (SizeExt << 6) | Config1.MMUSize );</pre>
endfunction
function FTLBsize
   if ( \texttt{Config1}_{\texttt{MT}} == 4 ) then
       return ( Config4_{FTLBWays} + 2 ) * ( 1 << C0\_Config4_{FTLBSets} );
   else
       return 0;
   endif
endfunction
```

#### **Exceptions:**

Coprocessor Unusable,

TLBINV TLB Invalidate

TLBINVF TLB Invalidate Flush



Format: TLBINVF MIPS32

**Purpose:** TLB Invalidate Flush

TLBINVF invalidates a set of TLB entries based on *Index* match. The virtual address and ASID are ignored in the entry match.

Implementation of the TLBINVF instruction is optional. The implementation of this instruction is indicated by the IE field in *Config4*.

Support for TLBINVF is recommend for implementations supporting VTLB/FTLB type of MMU.

Implementation of the EntryHI<sub>FHINV</sub> field is required for implementation of TLBINV and TLBINVF instructions.

#### **Description:**

On execution of the TLBINVF instruction, all entries within range of *Index* are invalidated.

Behavior of the TLBINVF instruction applies to all applicable TLB entries and is unaffected by the setting of the *Wired* register.

• For JTLB-based MMU (*Config<sub>MT</sub>*=1):

TLBINVF causes all entries in the JTLB to be invalidated. *Index* is unused.

For VTLB/FTLB-based MMU (Config<sub>MT</sub>=4):

If TLB invalidate walk is implemented in your software ( $Config4_{IE}$ =2), then your software must do these steps to flush the entire MMU:

- 1. one TLBINVF instruction is executed with an index in VTLB range (invalidates all VTLB entries)
- 2. a TLBINVF instruction is executed for each FTLB set (invalidates all entries in FTLB set)

If TLB invalidate walk is implemented in hardware ( $Config4_{IE}$ =3), then software must do these steps to flush the entire MMU:

1. one TLBINVF instruction is executed (invalidates all entries in both FTLB & VTLB). In this case, *Index* is unused

#### **Restrictions:**

When  $Config_{MT}$ =4 and  $Config_{IE}$ =2, the operation is **UNDEFINED** if the contents of the *Index* register are greater than or equal to the number of available TLB entries.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Availability and Compatibility:**

Implementation of the TLBINVF instruction is optional. The implementation of this instruction is indicated by the IE field in *Config4*.

Implementation of EntryH<sub>EHINV</sub> field is required for implementation of TLBINVF instruction.

TLBINVF TLB Invalidate Flush

Pre-Release 6, support for TLBINVF is recommended for implementations supporting VTLB/FTLB type of MMU. Release 6 (and subsequent releases) support for TLBINV is required for implementations supporting VTLB/FTLB type of MMU.

Release 6: On processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT}$ = 2 or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

#### **Operation:**

```
if ( Config_{MT}=1 or (Config_{MT}=4 & Config4_{TE}=2 & Index < VTLBsize() ))
    startnum ← 0
    endnum ← VTLBsize() - 1
// treating VTLB and FTLB as one array
if (ConfigMT=4 & Config4_{\text{IE}}=2 & Index \geq VTLBsize(); )
    startnum ← start of selected FTLB set // implementation specific
    endnum ← end of selected FTLB set - 1 //implementation specifc
endif
if (Config<sub>MT</sub>=4 & Config4<sub>TE</sub>=3))
    startnum ← 0
    endnum ← TLBsize() + FTLBsize() - 1;
endif
for (i = startnum to endnum)
    TLB[i]_{\text{VPN2\_invalid}} \leftarrow 1
endfor
function VTLBsize
   SizeExt = ArchRev() \geq 6 ? Config4_{\text{VTLBSizeExt}} : Config4_{\text{MMUExtDef}} == 3 ? Config4_{\text{MMUSizeExt}} : Config4_{\text{MMUExtDef}} == 1 ? Config4_{\text{MMUSizeExt}}
     return 1 + ( (SizeExt << 6) | Config1.MMUSize );</pre>
endfunction
function FTLBsize
    if (Config1_{MT} == 4) then
        return ( Config4_{FTLBWays} + 2 ) * ( 1 << C0\_Config4_{FTLBSets} );
    else
        return 0;
    endif
endfunction
```

## **Exceptions:**

Coprocessor Unusable,

31	26	25	24 6	5	0
COP0 010000		CO 1	0 000 0000 0000 0000 0000		TLBP 001000
6		1	19	<u> </u>	6

Format: TLBP MIPS32

**Purpose:** Probe TLB for Matching Entry To find a matching entry in the TLB.

## **Description:**

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

- In Release 1 of the Architecture, it is implementation dependent whether multiple TLB matches are detected on a TLBP. However, implementations are strongly encouraged to report multiple TLB matches only on a TLB write.
- In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write.
- In Release 3 of the Architecture, multiple TLB matches may be reported on either TLB write or TLB probe.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Release 6: Processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT} = 2$  or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

## **Operation:**

```
\begin{array}{l} \operatorname{Index} \leftarrow 1 \ | \ \operatorname{UNPREDICTABLE}^{31} \\ \operatorname{for} \ i \ \operatorname{in} \ \operatorname{00} \ \dots \ \operatorname{TLBEntries-1} \\ \quad \operatorname{if} \ ((\operatorname{TLB}[i]_{\operatorname{VPN2}} \ \operatorname{and} \ \operatorname{not} \ (\operatorname{TLB}[i]_{\operatorname{Mask}})) = \\ \quad (\operatorname{EntryHi}_{\operatorname{VPN2}} \ \operatorname{and} \ \operatorname{not} \ (\operatorname{TLB}[i]_{\operatorname{Mask}}))) \ \operatorname{and} \\ \quad ((\operatorname{TLB}[i]_G = 1) \ \operatorname{or} \ (\operatorname{TLB}[i]_{\operatorname{ASID}} = \operatorname{EntryHi}_{\operatorname{ASID}})) \operatorname{then} \\ \quad \operatorname{Index} \leftarrow i \\ \quad \operatorname{endif} \\ \operatorname{endfor} \end{array}
```

## **Exceptions:**

Coprocessor Unusable, Machine Check

31	26	25	24 6	5	0
COI 0100		CO 1	0 000 0000 0000 0000 0000		TLBR 000001
6		1	19		6

Format: TLBR MIPS32

**Purpose:** Read Indexed TLB Entry To read an entry from the TLB.

## **Description:**

The EntryHi, EntryLo0, EntryLo1, and PageMask registers are loaded with the contents of the TLB entry pointed to by the Index register.

- In Release 1 of the Architecture, it is implementation dependent whether multiple TLB matches are detected on a TLBR. However, implementations are strongly encouraged to report multiple TLB matches only on a TLB write.
- In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write.
- In Release 3 of the Architecture, multiple TLB matches may be detected on a TLBR.

In an implementation supporting TLB entry invalidation ( $Config4_{IE} \ge 1$ ), reading an invalidated TLB entry causes EntryLo0 and EntryLo1 to be set to 0,  $EntryHi_{EHINV}$  to be set to 1, all other EntryHi bits to be set to 0, and PageMask to be set to a value representing the minimum supported page size.

The value written to the *EntryHi*, *EntryLo0*, and *EntryLo1* registers may be different from the original written value to the TLB via these registers in that:

- The value returned in the VPN2 field of the EntryHi register may have those bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least-significant bit of VPN2 corresponds to the least-significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the *PFN* field of the *EntryLo0* and *EntryLo1* registers may have those bits set to zero corresponding to the one bits in the Mask field of the TLB entry (the least significant bit of *PFN* corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed after a TLB entry is written and then read.
- The value returned in the *G* bit in both the *EntryLo0* and *EntryLo1* registers comes from the single *G* bit in the TLB entry. Recall that this bit was set from the logical AND of the two *G* bits in *EntryLo0* and *EntryLo1* when the TLB was written.

## **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Release 6: Processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT} = 2$  or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

#### **Operation:**


```
i ← Index
if i > (TLBEntries - 1) then
    UNDEFINED
endif
```

```
if ( (Config4 _{\text{IE}} \geq 1) and TLB[i] _{\text{VPN2\_invalid}} = 1) then
     Pagemask_{Mask} \leftarrow 0 // or value representing minimum page size
     EntryHi ← 0
     EntryLo1 \leftarrow 0
     EntryLo0 ← 0
     EntryHi_{EHINV} \leftarrow 1
      \texttt{PageMask}_{\texttt{Mask}} \leftarrow \texttt{TLB[i]}_{\texttt{Mask}}
      EntryHi ←
                        (TLB[i]_{VPN2} and not TLB[i]_{Mask}) || # Masking implem dependent
                        0<sup>5</sup> || TLB[i]<sub>ASID</sub>
      EntryLo1 \leftarrow 0<sup>2</sup> ||
                         \texttt{TLB[i]}_{\texttt{C1}} \ || \ \texttt{TLB[i]}_{\texttt{D1}} \ || \ \texttt{TLB[i]}_{\texttt{V1}} \ || \ \texttt{TLB[i]}_{\texttt{G}}
     EntryLo0 \leftarrow 0<sup>2</sup> ||
                  (\mathtt{TLB[i]}_{\mathtt{PFN0}} \ \mathtt{and} \ \mathtt{not} \ \mathtt{TLB[i]}_{\mathtt{Mask}}) \ | \ | \ \# \ \mathtt{Masking} \ \mathtt{mplem} \ \mathtt{dependent}
                  \mathtt{TLB[i]}_{\mathtt{C0}} \ | \ \mathtt{TLB[i]}_{\mathtt{D0}} \ | \ \mathtt{TLB[i]}_{\mathtt{V0}} \ | \ \mathtt{TLB[i]}_{\mathtt{G}}
endif
```

## **Exceptions:**

**TLBR** 

Coprocessor Unusable, Machine Check



Format: TLBWI MIPS32

Purpose: Write Indexed TLB Entry

To write or invalidate a TLB entry indexed by the *Index* register.

## **Description:**

If  $Config4_{IE} == 0$  or  $EntryHi_{EHINV} = 0$ :

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWI. In such an instance, a Machine Check Exception is signaled.

In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the *PageMask* register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The single G bit in the TLB entry is set from the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

If  $Config4_{IE} \ge 1$  and  $EntryHi_{EHINV} = 1$ :

The TLB entry pointed to by the Index register has its VPN2 field marked as invalid. This causes the entry to be ignored on TLB matches for memory accesses. No Machine Check is generated.

#### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.


Release 6: Processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT} = 2$  or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

#### **Operation:**

```
\begin{array}{c} \operatorname{TLB}[i]_{\operatorname{VPN2\_invalid}} \leftarrow 1 \\ \operatorname{break} \\ \operatorname{endif} \\ \operatorname{endif} \\ \operatorname{TLB}[i]_{\operatorname{Mask}} \leftarrow \operatorname{PageMask_{\operatorname{Mask}}} \\ \operatorname{TLB}[i]_{\operatorname{VPN2}} \leftarrow \operatorname{EntryHi_{\operatorname{VPN2}}} \\ \operatorname{and} \\ \operatorname{not} \\ \operatorname{PageMask_{\operatorname{Mask}}} \# \\ \operatorname{Implementation} \\ \operatorname{dependent} \\ \operatorname{TLB}[i]_{\operatorname{ASID}} \leftarrow \operatorname{EntryHi_{\operatorname{ASID}}} \\ \operatorname{TLB}[i]_{\operatorname{G}} \leftarrow \operatorname{EntryLol_{\operatorname{G}}} \\ \operatorname{and} \\ \operatorname{EntryLol_{\operatorname{G}}} \\ \operatorname{and} \\ \operatorname{not} \\ \operatorname{PageMask_{\operatorname{Mask}}} \# \\ \operatorname{Implementation} \\ \operatorname{dependent} \\ \operatorname{TLB}[i]_{\operatorname{PFN1}} \leftarrow \operatorname{EntryLol_{\operatorname{PFN}}} \\ \operatorname{and} \\ \operatorname{not} \\ \operatorname{PageMask_{\operatorname{Mask}}} \# \\ \operatorname{Implementation} \\ \operatorname{dependent} \\ \operatorname{TLB}[i]_{\operatorname{D1}} \leftarrow \operatorname{EntryLol_{\operatorname{D}}} \\ \operatorname{TLB}[i]_{\operatorname{PFN0}} \leftarrow \operatorname{EntryLol_{\operatorname{PFN}}} \\ \operatorname{and} \\ \operatorname{not} \\ \operatorname{PageMask_{\operatorname{Mask}}} \# \\ \operatorname{Implementation} \\ \operatorname{dependent} \\ \operatorname{TLB}[i]_{\operatorname{C0}} \leftarrow \operatorname{EntryLo0_{\operatorname{PFN}}} \\ \operatorname{and} \\ \operatorname{not} \\ \operatorname{PageMask_{\operatorname{Mask}}} \# \\ \operatorname{Implementation} \\ \operatorname{dependent} \\ \operatorname{TLB}[i]_{\operatorname{D0}} \leftarrow \operatorname{EntryLo0_{\operatorname{D}}} \\ \operatorname{TLB}[i]_{\operatorname{D0}} \leftarrow \operatorname{EntryLo0_{\operatorname{D}}} \\ \operatorname{EntryLo0_{\operatorname{D}}} \\ \operatorname{TLB}[i]_{\operatorname{V0}} \leftarrow \operatorname{EntryLo0_{\operatorname{D}}} \\ \operatorname{EntryLo0_{\operatorname{D}} \\ \operatorname{EntryLo0_{\operatorname{D}}} \\ \\ \operatorname{EntryLo0_{\operatorname{D}}} \\ \\ \operatorname{EntryLo0_{\operatorname{D}}} \\ \operatorname{EntryLo0_{\operatorname{D}}} \\
```

## **Exceptions:**

Coprocessor Unusable, Machine Check



Format: TLBWR MIPS32

**Purpose:** Write Random TLB Entry

To write a TLB entry indexed by the *Random* register, or, in Release 6, write a TLB entry indexed by an implementation-defined location.

## **Description:**

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWR. In such an instance, a Machine Check Exception is signaled.

In Release 6, the *Random* register has been removed. References to *Random* refer to an implementation-determined value that is not visible to software.

In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

- The value written to the VPN2 field of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of the *PageMask* register (the least significant bit of VPN2 corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The value written to the PFN0 and PFN1 fields of the TLB entry may have those bits set to zero corresponding to the one bits in the Mask field of *PageMask* register (the least significant bit of PFN corresponds to the least significant bit of the Mask field). It is implementation dependent whether these bits are preserved or zeroed during a TLB write.
- The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Release 6: Processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU ( $Config_{MT} = 2$  or 3), the operation of this instruction causes a Reserved Instruction exception (RI).

## **Operation:**

```
i ← Random
if (Config4<sub>IE</sub> ≥ 1) then
    TLB[i]<sub>VPN2_invalid</sub> ← 0
    endif

TLB[i]<sub>Mask</sub> ← PageMask<sub>Mask</sub>

TLB[i]<sub>VPN2</sub> ← EntryHi<sub>VPN2</sub> and not PageMask<sub>Mask</sub> # Implementation dependent

TLB[i]<sub>ASID</sub> ← EntryHi<sub>ASID</sub>

TLB[i]<sub>G</sub> ← EntryLo1<sub>G</sub> and EntryLo0<sub>G</sub>

TLB[i]<sub>PFN1</sub> ← EntryLo1<sub>PFN</sub> and not PageMask<sub>Mask</sub> # Implementation dependent

TLB[i]<sub>C1</sub> ← EntryLo1<sub>C</sub>

TLB[i]<sub>D1</sub> ← EntryLo1<sub>D</sub>

TLB[i]<sub>V1</sub> ← EntryLo1<sub>V</sub>

TLB[i]<sub>V1</sub> ← EntryLo1<sub>V</sub>

TLB[i]<sub>PFN0</sub> ← EntryLo0<sub>PFN</sub> and not PageMask<sub>Mask</sub> # Implementation dependent
```

```
\begin{array}{l} \text{TLB[i]}_{\text{CO}} \leftarrow \text{EntryLo0}_{\text{C}} \\ \text{TLB[i]}_{\text{DO}} \leftarrow \text{EntryLo0}_{\text{D}} \\ \text{TLB[i]}_{\text{VO}} \leftarrow \text{EntryLo0}_{\text{V}} \end{array}
```

## **Exceptions:**

Coprocessor Unusable, Machine Check

TLT Trap if Less Than

31	26	25 21	20 16	15 6	5 0
	SPECIAL 000000	rs	rt	code	TLT 110010
	6	5	5	10	6

Format: TLT rs, rt MIPS32

Purpose: Trap if Less Than

To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] < GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as signed integers. If GPR rs is less than GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] < GPR[rt] then
    SignalException(Trap)
endif</pre>
```

## **Exceptions:**

31	26	25	21	20	16	15		0
REGIMM 000001		rs		TLTI 01010			immediate	
6		5		5		•	16	

Format: TLTI rs, immediate

MIPS32, removed in Release 6

**Purpose:** Trap if Less Than Immediate

To compare a GPR to a constant and do a conditional trap.

**Description:** if GPR[rs] < immediate then Trap

Compare the contents of GPR *rs* and the 16-bit signed *immediate* as signed integers. If GPR *rs* is less than *immediate*, then take a Trap exception.

## **Restrictions:**

None

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
if GPR[rs] < sign_extend(immediate) then
    SignalException(Trap)
endif</pre>
```

## **Exceptions:**

31	26	25 21	20	16	15		0
REGIMM 000001		rs	TLTIU 01011			immediate	
6		5	5			16	

Format: TLTIU rs, immediate

MIPS32, removed in Release 6

Purpose: Trap if Less Than Immediate Unsigned

To compare a GPR to a constant and do a conditional trap.

**Description:** if GPR[rs] < immediate then Trap

Compare the contents of GPR rs and the 16-bit sign-extended *immediate* as unsigned integers. If GPR rs is less than *immediate*, then take a Trap exception.

Because the 16-bit *immediate* is sign-extended before comparison, the instruction can represent the smallest or largest unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max\_unsigned-32767, max\_unsigned] end of the unsigned range.

## **Restrictions:**

None

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
if (0 || GPR[rs]) < (0 || sign_extend(immediate)) then
    SignalException(Trap)
endif</pre>
```

## **Exceptions:**

31	26	25 21	20 16	15 6	5	0
	SPECIAL 000000	rs	rt	code	TLTU 110011	
	6	5	5	10	6	

Format: TLTU rs, rt MIPS32

Purpose: Trap if Less Than Unsigned

To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] < GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as unsigned integers. If GPR rs is less than GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

## **Operation:**

```
if (0 || GPR[rs]) < (0 || GPR[rt]) then
    SignalException(Trap)
endif</pre>
```

## **Exceptions:**

TNE Trap if Not Equal

3	31 26	5 25 21	20 16	15 6	5 0
	SPECIAL 000000	rs	rt	code	TNE 110110
	6	5	5	10	6

Format: TNE rs, rt MIPS32

**Purpose:** Trap if Not Equal

To compare GPRs and do a conditional trap.

**Description:** if GPR[rs] ≠ GPR[rt] then Trap

Compare the contents of GPR rs and GPR rt as signed integers. If GPR rs is not equal to GPR rt, then take a Trap exception.

The contents of the *code* field are ignored by hardware and may be used to encode information for system software. To retrieve the information, system software must load the instruction word from memory. Alternatively, if CP0 *BadInstr* is implemented, the *code* field may be obtained from *BadInstr*.

## **Restrictions:**

None

## **Operation:**

```
if GPR[rs] ≠ GPR[rt] then
    SignalException(Trap)
endif
```

## **Exceptions:**

31	26	25	21	20 1	6	15		0
REGIMM 000001		rs		TNEI 01110			immediate	
6		5		5	•		16	

Format: TNEI rs, immediate

MIPS32, removed in Release 6

Purpose: Trap if Not Equal Immediate

To compare a GPR to a constant and do a conditional trap.

**Description:** if GPR[rs] ≠ immediate then Trap

Compare the contents of GPR rs and the 16-bit signed *immediate* as signed integers. If GPR rs is not equal to *immediate*, then take a Trap exception.

## **Restrictions:**

None

## **Availability and Compatibility:**

This instruction has been removed in Release 6.

## **Operation:**

```
if GPR[rs] ≠ sign_extend(immediate) then
    SignalException(Trap)
endif
```

## **Exceptions:**

31	26	25 21	20 16	15 11	10 6	5 0
COP1 010001		fmt	00000	fs	fd	TRUNC.L 001001
6		5	5	5	5	6

Format: TRUNC.L.fmt

TRUNC.L.S fd, fs
TRUNC.L.D fd, fs

MIPS64,MIPS32 Release 2 MIPS64,MIPS32 Release 2

**Purpose:** Floating Point Truncate to Long Fixed Point

To convert an FP value to 64-bit fixed point, rounding toward zero.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 64-bit long-fixed point format and rounded toward zero (rounding mode 1). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{63}$  to  $2^{63}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to fd and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to fd. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{63}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{63}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{63}$ -1
- $-2^{63}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{63}$ -1

#### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for long fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fint*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

The result of this instruction is **UNPREDICTABLE** if the processor is executing in the FR=0 32-bit FPU register model; it is predictable if executing on a 64-bit FPU in the FR=1 mode, but not with FR=0, and not on a 32-bit FPU.

## **Operation:**


```
StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))
```

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## Floating Point Exceptions:

Unimplemented Operation, Invalid Operation, Inexact



Format: TRUNC.W.fmt

TRUNC.W.S fd, fs
TRUNC.W.D fd, fs

MIPS32 MIPS32

**Purpose:** Floating Point Truncate to Word Fixed Point

To convert an FP value to 32-bit fixed point, rounding toward zero.

**Description:** FPR[fd] ← convert\_and\_round(FPR[fs])

The value in FPR fs, in format fmt, is converted to a value in 32-bit word fixed point format using rounding toward zero (rounding mode 1). The result is placed in FPR fd.

When the source value is Infinity, NaN, or rounds to an integer outside the range  $-2^{31}$  to  $2^{31}$ -1, the result cannot be represented correctly and an IEEE Invalid Operation condition exists. In this case the Invalid Operation flag is set in the *FCSR*. If the Invalid Operation *Enable* bit is set in the *FCSR*, no result is written to *fd* and an Invalid Operation exception is taken immediately. Otherwise, a default result is written to *fd*. On cores with FCSR<sub>NAN2008</sub>=0, the default result is  $2^{31}$ -1. On cores with FCSR<sub>NAN2008</sub>=1, the default result is:

- 0 when the input value is NaN
- $2^{31}$ -1 when the input value is  $+\infty$  or rounds to a number larger than  $2^{31}$ -1
- $-2^{31}$ -1 when the input value is  $-\infty$  or rounds to a number smaller than  $-2^{31}$ -1

#### **Restrictions:**

The fields fs and fd must specify valid FPRs: fs for type fmt and fd for word fixed point. If the fields are not valid, the result is **UNPREDICTABLE**.

The operand must be a value in format *fmt*; if it is not, the result is **UNPREDICTABLE** and the value of the operand FPR becomes **UNPREDICTABLE**.

#### **Operation:**

```
StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))
```

#### **Exceptions:**

Coprocessor Unusable, Reserved Instruction

## **Floating Point Exceptions:**

Inexact, Invalid Operation, Unimplemented Operation

WAIT Enter Standby Mode

31	26	25	24 6	5	0
COP0 010000		CO 1	Implementation-dependent code		WAIT 100000
6		1	19		6

Format: WAIT MIPS32

**Purpose:** Enter Standby Mode

Wait for Event

## **Description:**

The WAIT instruction performs an implementation-dependent operation, involving a lower power mode. Software may use the code bits of the instruction to communicate additional information to the processor. The processor may use this information as control for the lower power mode. A value of zero for code bits is the default and must be valid in all implementations.

The WAIT instruction is implemented by stalling the pipeline at the completion of the instruction and entering a lower power mode. The pipeline is restarted when an external event, such as an interrupt or external request occurs, and execution continues with the instruction following the WAIT instruction. It is implementation-dependent whether the pipeline restarts when a non-enabled interrupt is requested. In this case, software must poll for the cause of the restart. The assertion of any reset or NMI must restart the pipeline and the corresponding exception must be taken.

If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (EPC for the interrupt points at the instruction following the WAIT instruction).

In Release 6, the behavior of WAIT has been modified to make it a requirement that a processor that has disabled operation as a result of executing a WAIT will resume operation on arrival of an interrupt even if interrupts are not enabled.

In Release 6, the encoding of WAIT with bits 24:6 of the opcode set to 0 will never disable CP0 *Count* on an active WAIT instruction. In particular, this modification has been added to architecturally specify that CP0 *Count* is not disabled on execution of WAIT with default code of 0. Prior to Release 6, whether *Count* is disabled was implementation-dependent. In the future, other encodings of WAIT may be defined which specify other forms of power-saving or stand-by modes. If not implemented, then such unimplemented encodings must default to WAIT 0.

## **Restrictions:**

Pre-Release 6: The operation of the processor is **UNDEFINED** if a WAIT instruction is executed in the delay slot of a branch or jump instruction.

Release 6: Implementations are required to signal a Reserved Instruction exception if WAIT is encountered in the delay slot or forbidden slot of a branch or jump instruction.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

#### **Operation:**

```
Pre-Release 6:
    I: Enter implementation dependent lower power mode
```

```
I+1:/* Potential interrupt taken here */
Release 6:
    I: if IsCoprocessorEnabled(0) then
        while (!interrupt_pending_and_not_masked_out() &&
        !implementation dependent wake event())
```

< enter or remain in low power mode or stand-by mode>

WAIT Enter Standby Mode

```
else
        SignalException(CoprocessorUnusable, 0)
    endif
        if ( interrupt_pending() && interrupts_enabled() ) then
I+1:
             EPC \leftarrow PC + 4
             < process interrupt; execute ERET eventually >
        else
                  // unblock on non-enabled interrupt or imp dep wake event.
                  PC \leftarrow PC + 4
                  < continue execution at instruction after wait >
         endif
 function interrupt pending and not masked out
      \texttt{return (Config3}_{\texttt{VEIC}} \ \&\& \ \texttt{IntCtl}_{\texttt{VS}} \ \&\& \ \texttt{Cause}_{\texttt{IV}} \ \&\& \ \texttt{!Status}_{\texttt{BEV}})
                  ? Cause_{RIPL} > Status_{IPL} : Cause_{IP} & Status_{IM};
 endfunction
 function interrupts enabled
      \texttt{return Status}_{\texttt{IE}} \ \&\& \ \texttt{!Status}_{\texttt{EXL}} \ \&\& \ \texttt{!Status}_{\texttt{ERL}} \ \&\& \ \texttt{!Debug}_{\texttt{DM}};
  endfunction
 function implementation_dependent_wake_event
     <return true if implementation dependent waking-up event occurs>
 endfunction
```

#### **Exceptions:**

Coprocessor Unusable Exception

3	1 26	25	21	20	16	15	11	10	0	
	COP0 0100 00		WRPGPR 01 110		rt		rd		0 000 0000 0000	
	6	•	5		5	•	5		11	_

Format: WRPGPR rd, rt MIPS32 Release 2

**Purpose:** Write to GPR in Previous Shadow Set

To move the contents of a current GPR to a GPR in the previous shadow set.

**Description:**  $SGPR[SRSCtl_{PSS}, rd] \leftarrow GPR[rt]$ 

The contents of the current GPR rt is moved to the shadow GPR register specified by  $SRSCtl_{PSS}$  (signifying the previous shadow set number) and rd (specifying the register number within that set).

#### **Restrictions:**


In implementations prior to Release 2 of the Architecture, this instruction resulted in a Reserved Instruction exception.

## **Operation:**

$$\texttt{SGPR}[\texttt{SRSCtl}_{\texttt{PSS}}, \ \texttt{rd}] \ \leftarrow \ \texttt{GPR}[\texttt{rt}]$$

## **Exceptions:**

Coprocessor Unusable, Reserved Instruction



Format: WSBH rd, rt MIPS32 Release 2

**Purpose:** Word Swap Bytes Within Halfwords

To swap the bytes within each halfword of GPR rt and store the value into GPR rd.

```
Description: GPR[rd] ← SwapBytesWithinHalfwords(GPR[rt])
```

Within each halfword of GPR rt the bytes are swapped, and stored in GPR rd.

#### **Restrictions:**

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction exception.

## sOperation:

```
GPR[rd] \leftarrow GPR[rs]_{23..16} \mid \mid GPR[rs]_{31..24} \mid \mid GPR[rs]_{7..0} \mid \mid GPR[rs]_{15..8}
```

## **Exceptions:**

Reserved Instruction

## **Programming Notes:**

The WSBH instruction can be used to convert halfword and word data of one endianness to another endianness. The endianness of a word value can be converted using the following sequence:

```
lw t0, 0(a1)  /* Read word value */
wsbh t0, t0  /* Convert endiannes of the halfwords */
rotr t0, t0, 16  /* Swap the halfwords within the words */
```

Combined with SEH and SRA, two contiguous halfwords can be loaded from memory, have their endianness converted, and be sign-extended into two word values in four instructions. For example:

Zero-extended words can be created by changing the SEH and SRA instructions to ANDI and SRL instructions, respectively.

.

XOR Exclusive OR

31	26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 000000	rs	rt	rd	0 00000	XOR 100110
	6	5	5	5	5	6

Format: XOR rd, rs, rt MIPS32

**Purpose:** Exclusive OR

To do a bitwise logical Exclusive OR.

**Description:** GPR[rd] ← GPR[rs] XOR GPR[rt]

Combine the contents of GPR rs and GPR rt in a bitwise logical Exclusive OR operation and place the result into GPR rd.

## **Restrictions:**

None


## **Operation:**

GPR[rd] ← GPR[rs] xor GPR[rt]

## **Exceptions:**

None

XORI Exclusive OR Immediate



Format: XORI rt, rs, immediate MIPS32

Purpose: Exclusive OR Immediate

To do a bitwise logical Exclusive OR with a constant.

**Description:**  $GPR[rt] \leftarrow GPR[rs]$  XOR immediate

Combine the contents of GPR *rs* and the 16-bit zero-extended *immediate* in a bitwise logical Exclusive OR operation and place the result into GPR *rt*.

## **Restrictions:**

None

## **Operation:**

GPR[rt] ← GPR[rs] xor zero\_extend(immediate)

## **Exceptions:**

None

# **Instruction Bit Encodings**

# A.1 Instruction Encodings and Instruction Classes

Instruction encodings are presented in this section; field names are printed here and throughout the book in *italics*.

When encoding an instruction, the primary *opcode* field is encoded first. Most *opcode* values completely specify an instruction that has an *immediate* value or offset.

*Opcode* values that do not specify an instruction instead specify an instruction class. Instructions within a class are further specified by values in other fields. For instance, *opcode* REGIMM specifies the *immediate* instruction class, which includes conditional branch and trap *immediate* instructions.

# A.2 Instruction Bit Encoding Tables

This section provides various bit encoding tables for the instructions of the MIPS32® ISA.

Figure A.1 shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31..29 of the *opcode* field are listed in the leftmost columns of the table. Bits 28..26 of the *opcode* field are listed along the topmost rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31..29) and column (bits 28..26) value. For instance, the *opcode* value for the instruction labeled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).

Release 6 introduces additional nomenclature to the opcode tables for Release 6 instructions. For new instructions, bits 31:26 are generically named POPXY where X is the row number, and Y is the column number. This convention is extended to sub-opcode tables, except bits 5:0 are generically named SOPXY, where X is the row number, and Y is the column number. This naming convention is applied where a specific encoded value may be shared by multiple instructions.




Figure A.1 Sample Bit Encoding Table

Tables A.2 through A.21 describe the encoding used for the MIPS32 ISA. Table A.1 describes the meaning of the symbols used in the tables.

**Table A.1 Symbols Used in the Instruction Encoding Tables** 

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction exception.
	Note: Some instruction encodings are assigned to coprocessors (as indicated by COP0 or COP1 in the encoding table titles). For such instruction encodings, the Coprocessor Unavailable exception takes priority over the Reserved Instruction exception.
no marking	Many instructions are optional, or available only in certain configurations. As of Release 6, if a table entry would be empty in a particular configuration, then implementations are required to signal a Reserved Instruction exception when executed. Pre-Release 6 signalling a reserved instruction was not necessarily required, hence symbols such as * $\bot \nabla \Delta$ which indicate when such signalling is required or present, and when not. In other words, as of Release 6 full instruction decoding, including detection of unused instructions, is assumed as the default.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level or a new revision of the Architecture. Executing such an instruction must cause a Reserved Instruction exception.

**Table A.1 Symbols Used in the Instruction Encoding Tables (Continued)** 

Symbol	Meaning
V	Operation or field codes marked with this symbol represent instructions which were only legal if 64-bit operations were enabled on implementations of Release 1 of the Architecture. In Release 2 of the architecture, operation or field codes marked with this symbol represent instructions which are legal if 64-bit floating point operations are enabled. In other cases, executing such an instruction must cause a Reserved Instruction exception (non-coprocessor encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor instruction encodings for a coprocessor to which access is not allowed).
Δ	Instructions formerly marked $\nabla$ in some earlier versions of manuals, corrected and marked $\Delta$ in revision 5.03. Legal on MIPS64r1 but not MIPS32r1; in release 2 and above, legal in both MIPS64 and MIPS32, in particular even when running in "32-bit FPU Register File mode", FR=0, as well as FR=1.
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encodings if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encodings is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction exception (SPECIAL2 encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
θ*	Release 6 reserves the SPECIAL2 encodings. pre-MIPS32 Release 2 the SPECIAL2 encodings were available for customer use as UDIs. Otherwise like $\theta$ above.
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
3	Operation or field codes marked with this symbol are reserved for MIPS optional Module or Application Specific Extensions. If the Module/ASE is not implemented, executing such an instruction must cause a Reserved Instruction exception.
ф	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS32 ISA. Software should avoid using these operation or field codes.
•	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction exception.
6N	Instruction added by Release 6. "N" for "new".
6Nm	New Release 6 encoding for a pre-Release 6 instruction that has been moved. "Nm" for "New (moved)

Table A.1 Symbols Used in the Instruction Encoding Tables (Continued)

Symbol	Meaning	
6Rm	pre-Release 6 instruction encoding moved in Release 6. "Rm" for "Removed (moved elsewhere)".	6Rm and 6R instructions signal a Reserved Instruc-
6R	pre-Release 6 instruction encoding removed by Release 6. "R" for "Removed".	tion exception when exe- cuted by a Release 6 implementation. If the encoding has been used for a new instruction or coprocessor, the unus- able exception takes pri- ority.

Table A.2 MIPS32 Encoding of the Opcode Field

ор	code	bits 2826							
		0	1	2	3	4	5	6	7
bits	3129	000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ POP06 <sup>6N</sup> δ	BGTZ POP07 <sup>6N</sup> δ
1	001	ADDI $^{6R}$ POP10 $^{6N}$ $\delta$	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI <sup>1</sup> / AUI <sup>6N</sup>
2	010	СОРО 8	COP1 δ	COP2 θδ	COP1X <sup>2</sup> δ <sup>6R</sup>	BEQL <sup>6R</sup> φ	BNEL <sup>6R</sup> φ	BLEZL <sup>6R</sup> φ POP26 <sup>6N</sup> δ	BGTZL <sup>6R</sup> φ POP27 <sup>6N</sup> δ
3	011	β <b>POP30<sup>6N</sup></b> δ	β	β	β	SPECIAL2 <sup>6R</sup> $\delta$ $\theta*$	JALX <sup>6R</sup> ε	MSA εδ	SPECIAL3 <sup>3</sup> δ⊕
4	100	LB	LH	LWL <sup>6R</sup>	LW	LBU	LHU	LWR <sup>6R</sup>	β
5	101	SB	SH	SWL <sup>6R</sup>	SW	β	β	SWR <sup>6R</sup>	CACHE <sup>6Rm</sup>
6	110	LL <sup>6Rm</sup>	LWC1	LWC2 <sup>6Rm</sup> θ BC <sup>6N</sup>	PREF <sup>6Rm</sup>	β	LDC1	LDC2 <sup>6Rm</sup> θ BEQZC/JIC <sup>6N</sup> POP66 <sup>6N</sup> δ	β
7	111	SC <sup>6Rm</sup>	SWC1	SWC2 <sup>6Rm</sup> θ <i>BALC</i> <sup>6N</sup> δ	PCREL <sup>6N</sup>	β	SDC1	SDC2 <sup>6Rm</sup> θ BNEZC/JIALC <sup>6N</sup> POP76 <sup>6N</sup> δ	β

<sup>1.</sup> Pre-Release 6 instruction LUI is a special case of Release 6 instruction AUI.

<sup>2.</sup> Architecture Release 1, the COP1X opcode was called COP3, and was available as another user-available coprocessor. Architecture Release 2, a full 64-bit floating point unit is available with 32-bit CPUs, and the COP1X opcode is reserved for that purpose on all Release 2 CPUs. 32-bit implementations of Release 1 of the architecture are strongly discouraged from using this opcode for a user-available coprocessor as doing so limits the potential for an upgrade path for the FPU.

<sup>3.</sup> Architecture Release 2 added the SPECIAL3 opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction exception for this opcode.

Table A.3 MIPS32 SPECIAL Opcode Encoding of Function Field

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	SLL <sup>1</sup>	MOVCI <sup>6R</sup> δ	SRL δ	SRA	SLLV	LSA <sup>6N</sup>	SRLV δ	SRAV
1	001	JR <sup>2,3,6R</sup>	JALR <sup>2</sup>	MOVZ <sup>6R</sup>	MOVN <sup>6R</sup>	SYSCALL	BREAK	SDBBP <sup>6Nm</sup>	SYNC
2	010	MFHI <sup>6R</sup> CLZ <sup>6Nm</sup>	MTHI <sup>6R</sup> CLO <sup>6Nm</sup>	MFLO <sup>6R</sup>	MTLO <sup>6R</sup>	β	β	β	β
3	0114	<sup>4</sup> MULT <sup>6R</sup> SOP30 <sup>6N</sup>	<sup>4</sup> MULTU <sup>6R</sup> SOP31 <sup>6N</sup>	<sup>4</sup> DIV <sup>6R</sup> SOP32 <sup>6N</sup>	<sup>4</sup> DIVU <sup>6R</sup> SOP33 <sup>6N</sup>	β	β	β	β
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	β	β	β	β
6	110	TGE	TGEU	TLT	TLTU	TEQ	SELEQZ <sup>6N</sup>	TNE	SELNEZ <sup>6N</sup>
7	111	β	*	β	β	β	*	β	β

- 1. Specific encodings of the *rt*, *rd*, and *sa* fields are used to distinguish among the SLL, NOP, SSNOP, EHB and PAUSE functions. Release 6 makes SSNOP equivalent to NOP.
- 2. Specific encodings of the hint field are used to distinguish JR from JR.HB and JALR from JALR.HB
- 3. Release 6 removes JR and JR.HB. JALR with rd=0 provides functionality equivalent to JR. JALR.HB with rd=0 provides functionality equivalent to JR.HB. Assemblers should produce the new instruction when encountering the old mnemonic.
- 4. Specific encodings of the *sa* field are used to distinguish pre-Release 6 and Release 6 integer multiply and divide instructions. See Table A.23 on page 462, which shows that the encodings do not conflict. The pre-Release 6 divide instructions signal Reserved Instruction exception on Release 6. Note that the same mnemonics are used for pre-Release 6 divide instructions that return both quotient and remainder, and Release 6 divide instructions that return only quotient, with separate MOD instructions for the remainder.

Table A.4 MIPS32 REGIMM Encoding of rt Field

	rt	bits 1816							
		0	1	2	3	4	5	6	7
bits	2019	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL <sup>6R</sup> φ	BGEZL <sup>6R</sup> ∳	*	*	DAHI <sup>6N</sup>	3
1	01	TGEI <sup>6R</sup>	TGEIU <sup>6R</sup>	TLTI <sup>6R</sup>	TLTIU <sup>6R</sup>	TEQI <sup>6R</sup>	*	TNEI <sup>6R</sup>	*
2	10	BLTZAL <sup>6R</sup> NAL <sup>6N 1</sup>	BGEZAL <sup>6R</sup> BAL <sup>6N 1</sup>	BLTZALL <sup>6R</sup> φ	BGEZALL <sup>6R</sup> φ	*	*	*	SIGRIE <sup>6N</sup>
3	11	*	*	*	*	3	3	DATI <sup>6N</sup>	SYNCI ⊕

<sup>1.</sup> NAL and BAL are assembly idioms prior to Release 6.

Table A.5 MIPS32 SPECIAL2 Encoding of Function Field

fur	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	MADD <sup>6R</sup> θ*	MADDU <sup>6R</sup> θ*	MUL <sup>6R</sup> θ*	θ*	MSUB <sup>6R</sup> θ*	MSUBU <sup>6R</sup> θ*	θ*	θ*
1	001	ε θ*	θ*	θ*	θ*	θ*	θ*	θ*	θ*
2	010	θ*	θ*	θ*	0*	θ*	θ*	θ*	θ*
3	011	θ*	θ*	θ*	θ*	θ*	θ*	θ*	θ*
4	100	CLZ <sup>6Rm</sup> θ∗	CLO <sup>6Rm</sup> θ∗	θ*	θ*	βθ*	βθ*	θ*	θ*
5	101	θ*	θ*	θ*	θ*	θ*	θ*	θ*	θ*
6	110	θ*	θ*	θ*	θ*	θ*	θ*	θ*	θ*
7	111	θ*	θ*	θ*	θ*	θ*	θ*	θ*	SDBBP <sup>6Rm</sup> σ θ*

# Table A.6 MIPS32 SPECIAL3<sup>1</sup> Encoding of Function Field for Release 2 of the Architecture

fun	ection	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	EXT ⊕	β	β	β	INS ⊕	β	β	β
1	001	3	3	3	*	3	3	*	*
2	010	3	3	3	3	3	3	3	3
3	011	3	LWLE <sup>6R</sup>	LWRE <sup>6R</sup>	CACHEE	SBE	SHE	SCE	SWE
4	100	BSHFL ⊕δ	SWLE <sup>6R</sup>	SWRE <sup>6R</sup>	PREFE	β	CACHE <sup>6Nm</sup>	SC <sup>6Nm</sup>	β
5	101	LBUE	LHUE	*	*	LBE	LHE	LLE	LWE
6	110	3	3	*	*	3	PREF <sup>6Nm</sup>	LL <sup>6Nm</sup>	β
7	111	3	*	*	RDHWR ⊕	3	*	*	*

<sup>1.</sup>Architecture Release 2 added the SPECIAL3 opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction exception for this opcode and all function field values shown above.

Table A.7 MIPS32 MOVCI<sup>6R1</sup> Encoding of tf Bit

tf	bit 16	
	0	1
	MOVF <sup>6R</sup>	MOVT <sup>6R</sup>

<sup>1.</sup> Release 6 removes the MOVCI instruction family (MOVT and MOVF).

Table A.8 MIPS32<sup>1</sup> SRL Encoding of Shift/Rotate

R	bit 21	
	0	1
	SRL	ROTR

1. Release 2 of the Architecture added the ROTR instruction. Implementations of Release 1 of the Architecture ignored bit 21 and treated the instruction as an SRL

Table A.9 MIPS32<sup>1</sup> SRLV Encoding of Shift/Rotate

R	bit 6	
	0	1
	SRLV	ROTRV

1. Release 2 of the Architecture added the ROTRV instruction. Implementations of Release 1 of the Architecture ignored bit 6 and treated the instruction as an SRLV

Table A.10 MIPS32 BSHFL Encoding of sa Field1

	sa	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00	BITSWAP <sup>6N</sup>							
		6N	*	WSBH	*	*		*	*
1	01		ALIGN <sup>6N</sup>	(BSHFL)		*	*	*	*
2	10	SEB	*	*	*	*	*	*	*
3	11	SEH	*	*	*	*	*	*	*

1. The *sa* field is sparsely decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS technologies and may or may not cause a Reserved Instruction exception.

Table A.11 MIPS32 COP0 Encoding of rs Field

	rs	bits 2321									
		0	1	2	3	4	5	6	7		
bits	2524	000	001	010	011	100	101	110	111		
0	00	MFC0	β	MFH	3	MTC0	β	MTH	*		
1	01	3	*	RDPGPR ⊕	MFMC0 <sup>1</sup> δ⊕	3	*	WRPGPR ⊕	*		
2	10										
3	11		C0 δ								

<sup>1.</sup> Release 2 of the Architecture added the MFMC0 function, which is further decoded as the DI (bit 5 = 0) and EI (bit 5 = 1) instructions.

Table A.12 MIPS32 COP0 Encoding of Function Field When rs=CO

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	*	TLBR	TLBWI	TLBINV	TLBINVF	*	TLBWR	*
1	001	TLBP	3	3	3	3	*	3	*
2	010	3	*	*	*	*	*	*	*
3	011	ERET	*	*	*	*	*	*	DERET σ
4	100	WAIT	*	*	*	*	*	*	*
5	101	3	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	3	*	*	*	*	*	*	*

**Table A.13 PCREL Encoding of Minor Opcode Field** 

Exte	ension	bit 2018							
bit 1716		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	00	ADDIUPC	ADDIUPC	LWPC	LWPC	LWUPC	LWUPC	LDPC	*
1	01	ADDIUPC	ADDIUPC	LWPC	LWPC	LWUPC	LWUPC	LDPC	*
2	10	ADDIUPC	ADDIUPC	LWPC	LWPC	LWUPC	LWUPC	LDPC	AUIPC
3	11	ADDIUPC	ADDIUPC	LWPC	LWPC	LWUPC	LWUPC	LDPC	ALUIPC

Table A.14 MIPS32 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC1	β	CFC1	MFHC1 ⊕	MTC1	β	CTC1	MTHC1 ⊕
1	01	BC1 <sup>6R</sup> δ	BC1ANY2 <sup>6R</sup> δε $\nabla$ BC1EQZ <sup>6N</sup>	BC1ANY4 <sup>6R</sup> δε∇	BZ.V ε	*	BC1NEZ <sup>6N</sup>	*	BNZ.V ε
2	10	Sδ	Dδ∇	*	*	Wδ	Lδ∇	PS <sup>6R</sup> δ ∇	妆
3	11	ΒΖ.Β ε	ΒΖ.Η ε	BZ.W ε	BZ.D ε	BNZ.B ε	BNZ.H ε	BNZ.W ε	BNZ.D ε

Table A.15 MIPS32 COP1 Encoding of Function Field When rs=S

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	ts 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L ∇	TRUNC.L ∇	CEIL.L ∇	FLOOR.L ∇	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	SEL <sup>6N</sup>	MOVCF <sup>6R</sup> δ	MOVZ <sup>6R</sup>	MOVN <sup>6R</sup>	SELEQZ <sup>6N</sup>	RECIP $\Delta$	RSQRT A	SELNEZ <sup>6N</sup>
3	011	MADDF <sup>6N</sup>	MSUBF <sup>6N</sup>	RINT <sup>6N</sup>	CLASS <sup>6N</sup>	RECIP2 $\epsilon \nabla^{6R}$ MIN $^{6N}$	RECIP1 ε <sup>6R</sup> MAX <sup>6N</sup>	RSQRT1 $\epsilon \nabla^{6R}$ MINA $^{6N}$	RSQRT2 ε <sup>6R</sup> MAXA <sup>6N</sup>
4	100	*	CVT.D	*	*	CVT.W	CVT.L ∇	CVT.PS <sup>6R</sup> ∇	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F <sup>6R</sup> CABS.F ε∇	C.UN $^{6R}$ CABS.UN $_{\epsilon}\nabla$	C.EQ $^{6R}$ CABS.EQ $_{\epsilon}\nabla$	C.UEQ $^{6R}$ CABS.UEQ $_{\epsilon}\nabla$	C.OLT $^{6R}$ CABS.OLT $_{\epsilon}\nabla$	C.ULT $^{6R}$ CABS.ULT $_{\epsilon}\nabla$	C.OLE $^{6R}$ CABS.OLE $_{\epsilon}\nabla$	C.ULE $^{6R}$ CABS.ULE $_{\epsilon}\nabla$
7	111	C.SF $^{6R}$ CABS.SF $_{\epsilon}\nabla$	C.NGLE <sup>6R</sup> CABS.NGLE $\epsilon \nabla$	C.SEQ $^{6R}$ CABS.SEQ $_{\epsilon}\nabla$	C.NGL $^{6R}$ CABS.NGL $_{\epsilon}\nabla$	C.LT <sup>6R</sup> CABS.LT ε∇	C.NGE $^{6R}$ CABS.NGE $_{\epsilon}\nabla$	C.LE <sup>6R</sup> CABS.LE $\varepsilon \nabla$	C.NGT $^{6R}$ CABS.NGT $_{\epsilon}\nabla$

Table A.16 MIPS32 COP1 Encoding of Function Field When rs=D

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	ts 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L ∇	TRUNC.L ∇	CEIL.L ∇	FLOOR.L ∇	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	SEL <sup>6N</sup>	MOVCF <sup>6R</sup> δ	MOVZ <sup>6R</sup>	MOVN <sup>6R</sup>	SELEQZ <sup>6N</sup>	RECIP Δ	RSQRT ∆	SELNEZ <sup>6N</sup>
3	011	MADDF <sup>6N</sup>	MSUBF <sup>6N</sup>	RINT <sup>6N</sup>	CLASS <sup>6N</sup>	RECIP2 ε∇ <sup>6R</sup> MIN <sup>6N</sup>	RECIP1 ε <sup>6R</sup> MAX <sup>6N</sup>	RSQRT1 $\epsilon \nabla^{6R}$ MINA <sup>6N</sup>	RSQRT2 ε <sup>6R</sup> MAXA <sup>6N</sup>
4	100	CVT.S	*	*	*	CVT.W	CVT.L ∇	*	*
5	101	*	*	*	*	*	*	*	*
6	110	C.F <sup>6R</sup> CABS.F $\epsilon \nabla$	C.UN <sup>6R</sup> CABS.UN ε∇	C.EQ <sup>6R</sup> CABS.EQ $\epsilon \nabla$	C.UEQ <sup>6R</sup> CABS.UEQ $\epsilon \nabla$	C.OLT <sup>6R</sup> CABS.OLT $\epsilon \nabla$	C.ULT <sup>6R</sup> CABS.ULT ε∇	C.OLE <sup>6R</sup> CABS.OLE $\epsilon \nabla$	C.ULE <sup>6R</sup> CABS.ULE $\epsilon \nabla$
7	111	C.SF <sup>6R</sup> CABS.SF ε∇	C.NGLE <sup>6R</sup> CABS.NGLE $\epsilon \nabla$	C.SEQ <sup>6R</sup> CABS.SEQ $\epsilon \nabla$	C.NGL <sup>6R</sup> CABS.NGL ε∇	C.LT <sup>6R</sup> CABS.LT ε∇	C.NGE <sup>6R</sup> CABS.NGE $\epsilon \nabla$	C.LE <sup>6R</sup> CABS.LE ε∇	C.NGT <sup>6R</sup> CABS.NGT ε∇

# Table A.17 MIPS32 COP1 Encoding of Function Field When rs=W or $L^{1/2}$

fur	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	CMP.AF.S/D <sup>6N</sup>	CMP.UN.S/D <sup>6N</sup>	CMP.EQ.S/D <sup>6N</sup>	CMP.UEQ.S/D <sup>6N</sup>	CMP.OLT.S/D <sup>6N</sup>	CMP.ULT.S/D <sup>6N</sup>	CMP.OLE.S/D <sup>6N</sup>	CMP.ULE.S/D <sup>6N</sup>
1	001	CMP.SAF.S/D <sup>6N</sup>	CMP.SUB.S/D <sup>6N</sup>	CMP.SEQ.S/D <sup>6N</sup>	CMP.SUEQ.S/D <sup>6N</sup>	CMP.SLT.S/D <sup>6N</sup>	CMP.SULT.S/D <sup>6N</sup>	CMP.SLE.S/D <sup>6N</sup>	CMP.SULE.S/D <sup>6N</sup>
2	010	*	CMP.OR.S/D <sup>6N</sup>	CMP.UNE.S/D <sup>6N</sup>	CMP.NE.S/D <sup>6N</sup>	*	*	*	*
3	011	*	CMP.SOR.S/D <sup>6N</sup>	CMP.SUNE.S/D <sup>6N</sup>	CMP.SNE.S/D <sup>6N</sup>	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	$\text{CVT.PS.PW}^{6R} \epsilon \nabla$	*
5	101	*	*	*	*	*	*	*	*
6	110								
7	111								

<sup>1.</sup> Format type L is legal only if 64-bit floating point operations are enabled.

<sup>2.</sup> Release 6 introduces the CMP.condn.fmt instruction family, where .fmt=S or D, 32 or 64 bit floating point. However, .S and .D for CMP.condn.fmt are encoded as .W 10100 and .L 10101 in the "standard" format. The conditions tested are encoded the same way for pre-Release 6 C.cond.fmt and Release 6 CMP.cond.fmt, except that Release 6 adds new conditions not present in C.cond.fmt. Release 6, however, has changed the recommended mnemonics for the CMP.condn.fmt to be consistent with the IEEE standard rather than pre-Release 6. See the table in the description of CMP.cond.fmt in Volume II of the MIPS Architecture Reference Manual, which shows the correspondence between pre-Release 6 C.cond.fmt, Release 6 CMP.cond.fmt, and MSA FC\*.fmt / FS\*.fmt floating point comparisons.

Table A.18 MIPS32 COP1 Encoding of Function Field When rs=PS<sup>12</sup>

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	ADD <sup>6R</sup> ∇	SUB <sup>6R</sup> ∇	MUL <sup>6R</sup> ∇	*	*	ABS <sup>6R</sup> ∇	MOV <sup>6R</sup> ∇	NEG <sup>6R</sup> ∇
1	001	*	*	*	*	*	*	*	*
2	010	*	MOVCF <sup>6R</sup> δ∇	MOVZ <sup>6R</sup> ∇	MOVN <sup>6R</sup> ∇	*	*	*	*
3	011	$ADDR^{6R}$ ε $∇$	*	MULR $^{6R}$ $_{\epsilon}\nabla$	*	RECIP2 <sup>6R</sup> ε∇	RECIP1 <sup>6R</sup> ε∇	RSQRT1 <sup>6R</sup> ε∇	RSQRT2 <sup>6R</sup> ε∇
4	100	CVT.S.PU <sup>6R</sup> ∇	*	*	*	CVT.PW.PS $^{6R}$ $\epsilon \nabla$	*	*	*
5	101	CVT.PS <sup>6R</sup> ∇	*	*	*	PLL <sup>6R</sup> ∇	PLU <sup>6R</sup> ∇	PUL.PS <sup>6R</sup> ∇	PUU.PS <sup>6R</sup> ∇
6	110	C.F.PS <sup>6R</sup> $\nabla$ CABS.F.PS $\epsilon$ $\nabla$	C.UN.PS $^{6R}\nabla$ CABS.UN $\epsilon\nabla$	C.EQ <sup>6R</sup> $\nabla$ CABS.EQ $\epsilon \nabla$	C.UEQ.PS $^{6R}\nabla$ CABS.UEQ.PS $\epsilon\nabla$	C.OLT.PS $^{6R}\nabla$ CABS.OLT.PS $\epsilon\nabla$	C.ULT $^{6R}\nabla$ CABS.ULT $\epsilon\nabla$	C.OLE <sup>6R</sup> $\nabla$ CABS.OLE $\epsilon \nabla$	C.ULE.PS <sup>6R</sup> $\nabla$ CABS.ULE.PS $\epsilon \nabla$
7	111	C.SF.PS $^{6R}\nabla$ CABS.SF.PS $_{\epsilon}\nabla$	C.NGLE.PS $^{6R}\nabla$ CABS.NGLE.PS $\epsilon\nabla$	C.SEQ.PS <sup>6R</sup> ∇ CABS.SEQ.PS ε∇	C.NGL.PS $^{6R}\nabla$ CABS.NGL.PS $\epsilon\nabla$	C.LT.PS $^{6R}\nabla$ CABS.LT.PS $\epsilon\nabla$	C.NGE.PS $^{6R}\nabla$ CABS.NGE.PS $\epsilon\nabla$	C.LE.PS $^{6R}\nabla$ CABS.LE.PS $\epsilon\nabla$	C.NGT.PS <sup>6R</sup> ∇ CABS.NGT.PS ε∇

<sup>1.</sup> Format type PS is legal only if 64-bit floating point operations are enabled. All encodings in this table are reserved in Release 6.

Table A.19 MIPS32 COP1 Encoding of tf Bit When rs=S, D, or PS<sup>6R</sup>, Function=MOVCF<sup>R1</sup>

tf	bit 16				
	0	1			
	MOVF.fmt <sup>6R</sup>	MOVT.fmt <sup>6R</sup>			

<sup>1.</sup> Release 6 removes the MOVCF instruction family (MOVF.fmt and MOVT.fmt), replacing them by SEL.fmt.

## Table A.20 MIPS32 COP2 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC2 θ	β	CFC2 θ	MFHC2 θ⊕	MTC2 θ	β	CTC2 θ	MTHC2 θ⊕
1	01	BC2 <sup>6R</sup> θ	BC2EQZ <sup>6N</sup>	LWC2 <sup>6Nm</sup> θ	SWC2 <sup>6Nm</sup> θ	θ	BC2NEZ <sup>6N</sup> θ	LDC2 <sup>6Nm</sup> θ	SDC2 <sup>6Nm</sup> θ
2	10				C2	θδ			
3	11								

<sup>2.</sup> Release 6 removes format type PS (paired single). MSA (MIPS SIMD Architecture) may be used instead.

Table A.21 MIPS32 COP1X<sup>6R1</sup> Encoding of Function Field

fur	nction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	LWXC1 <sup>6R</sup> $\Delta$	LDXC1 <sup>6R</sup> $\Delta$	*	*	*	LUXC1 <sup>6R</sup> ∇	*	*
1	001	SWXC1 <sup>6R</sup> $\Delta$	SDXC1 <sup>6R</sup> $\Delta$	*	*	*	SUXC1 <sup>6R</sup> ∇	*	PREFX <sup>6R</sup> Δ
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	ALNV.PS <sup>6R</sup> ∇	*
4	100	MADD.S $^{6R}\Delta^2$	MADD.D $^{6R}\Delta^2$	*	*	*	*	MADD.PS <sup>6R</sup> ∇	*
5	101	MSUB.S <sup>6R</sup> $\Delta^2$	MSUB.D $^{6R}\Delta^2$	*	*	*	*	MSUB.PS <sup>6R</sup> ∇	*
6	110	NMADD.S <sup>6R</sup> Δ <sup>2</sup>	NMADD.D $^{6R}\Delta^2$	*	*	*	*	NMADD.PS <sup>6R</sup> ∇	*
7	111	NMSUB.S $^{6R}\Delta^2$	NMSUB.D $^{6R}\Delta^2$	*	*	*	*	NMSUB.PS <sup>6R</sup> ∇	*

<sup>1.</sup> Release 6 removes format type PS (paired single). MSA (MIPS SIMD Architecture) may be used instead.

# A.3 Floating Point Unit Instruction Format Encodings

Instruction format encodings for the floating point unit are presented in this section. This information is a tabular presentation of the encodings described in tables ranging from Table A.14 to Table A.21 above.

**Table A.22 Floating Point Unit Instruction Format Encodings** 

fmt field (bits 2521 of COP1 opcode)		(bits 20	field of COP1X ode)				
Decimal	Hex	Decimal	Hex	Mnemonic	Name	Bit Width	Data Type
015	000F	_	_	Used to encode Coprocessor 1 interface instructions (MFC1, CTC1, etc.). Not used for format encoding.			tions (MFC1,
16	10	0	0	S	Single	32	Floating Point
				See note below	: Release 6 CM	P.condn.S/D en	coded as W/L.
17	11	1	1	D	Double	64	Floating Point
				See note below	: Release 6 CM	P.condn.S/D en	coded as W/L.
1819	1213	23	23	Reserved for fu	ture use by the a	architecture.	
20	14	4	4	W	Word	32	Fixed Point
				See note below	: Release 6 CM	P.condn.S/D en	coded as W/L.
21	15	5	5	L	Long	64	Fixed Point
				See note below	: Release 6 CM	P.condn.S/D en	coded as W/L.
22	16	6	6	PS	Paired Single	2 × 32	Floating Point
				Release 6 remo	oves the PS form	at, and reserves	it for future use
23	17	7	7	Reserved for fu	iture use by the a	architecture.	

<sup>2.</sup> Release 6 removes all pre-Release 6 COP1X instructions, of the form 010011 - COP1X.PS, non-fused FP multiply adds, and indexed and unaligned loads, stores, and prefetches.

**Table A.22 Floating Point Unit Instruction Format Encodings** 

fmt field (bits 2521 of COP1 opcode)			field of COP1X ode)				
Decimal	Hex	Decimal	Hex	Mnemonic	Name	Bit Width	Data Type
2431	181F	_	<del>_</del>	Reserved for future use by the architecture. Not available for <i>fmt3</i> encoding.			available for

**Note:** Release 6 CMP.condn.S/D encoded as W/L: as described in Table A.17 on page 457, "MIPS32 COP1 Encoding of Function Field When rs=W or L" on page 457, Release 6 uses certain instruction encodings with the *rs* (*fmt*) field equal to 11000 (W) or 11001 (L) to represent S and D respectively, for the instruction family CMP.condn.fmt.

# A.4 Release 6 Instruction Encodings

Release 6 adds several new instructions, removes several old instructions, and changes the encodings of several pre-Release 6 instructions. In many cases, the old encodings for instructions moved or removed are required to signal the Reserved Instruction on Release 6, so that uses of old instructions can be trapped, and emulated or warned about; but in several cases the old encodings have been reused for new Release 6 instructions.

These instruction encoding changes are indicated in the tables above. Release 6 new instructions are superscripted 6N; Release 6 removed instructions are superscripted 6R; Release 6 instructions that have been moved are marked 6Rm at the pre-Release 6 encoding that they are moved from, and 6Nm at the new Release 6 encoding that it is moved to. Encoding table cells that contain both a non-Release 6 instruction and a Release 6 instruction superscripted 6N or 6Nm indicate a possible conflict, although in many cases footnotes indicate that other fields allow the distinction to be made.

The tables below show the further decoding in Release 6 for field classes (instruction encoding families) indicated in other tables.

Instruction encodings are also illustrated in the instruction descriptions in Volume II. Those encodings are authoritative. The instruction encoding tables in this section, above, based on bitfields, are illustrative, since they cannot completely indicate the new tighter encodings.

**MUL/DIV family encodings:** Table A.23 below shows the Release 6 integer family of multiply and divide instructions encodings, as well as the pre-Release 6 instructions they replace. The Release 6 and pre-Release 6 instructions share the same primary opcode, bits 31-26 = 000000, and share the function code, bits 5-0, with their pre-Release 6 counterparts, but are distinguished by bits 10-6 of the instruction. The pre-Release 6 instructions signal a Reserved Instruction exception on Release 6 implementations.

However, the instruction names collide: pre-Release 6 and Release 6 DIV, DIVU, DDIVU are actually distinct instructions, although they share the same mnemonics. The pre-Release 6 instructions produce two results, both quotient and remainder in the HI/LO register pair, while the Release 6 DIV instruction produce only a single result, the quotient. It is possible to distinguish the conflicting instructions in assembly by looking at how many register operands the instructions have, two versus three.

As of Release 6, all of pre-Release 6 instruction encodings that are removed are required to signal the reserved instruction exception, as are all in the vicinity 000000.xxxxx.xxxxx.aaaaa.011xxx, i.e. all with the primary opcodes and function codes listed in Table A.23, with the exception of the aaaaa field values 00010 and 00011 for the new instructions.

## Table A.23 Release 6 MUL/DIV encodings

pre-Release 6 removed struck-through
00000.rs.rt.rd.aaaaa.function6

	aaaaa, bits 10-6						
function bits 5-0	<b>00000</b> and rd = 00000 (bits 15-11)	00010	00011				
011 000	MULT <sup>6R</sup>	MUL <sup>6N</sup>	MUH <sub>eN</sub>				
011 001	MULTU <sup>6R</sup>	MULU <sup>6N</sup>	MUHU <sup>6N</sup>				
011 010	DIV <sup>6R</sup>	DIV <sup>6N</sup>	MOD <sup>6N</sup>				
011 011	DIVU <sup>6R</sup>	DIVU <sup>6N</sup>	MODU <sup>6N</sup>				
011 100	$eta^{6R}$	βеи	βеи				
011 <b>101</b>	β <sup>6R</sup>	Веи	веи				
011 110	β <sup>6R</sup>	Веи	веи				
011 <b>111</b>	$eta^{6R}$	βеν	веи				

**PC-relative family encodings:** Table A.24 and Table A.25 present the PC-relative family of instruction encodings. Table A.24 in traditional form, Table A.25 in the bitstring form that clearly shows the immediate varying from 19 bits to 16 bits.

## Table A.24 Release 6 PC-relative family encoding

111011.rs.TTTTT.immediate

	rs	bits 18-16							
,		0	0 1 2 3			4	5	6	7
bits	20-19	000 001 010 011		011	100	101	110	111	
0	00		ADDIUP <sup>6N</sup> immediate						
1	01		LWP <sup>6N</sup> immediate						
2	10		βен						
3	11	βен				reserve	ed (RI)	AUIP <sup>6N</sup> immediate	ALUIP <sup>6N</sup> immediate

Table A.25 Release 6 PC-relative family encoding bitstrings

111011.rs.\*

encoding	instruction
111011.rs.00. <immediate></immediate>	ADDIUPC <sup>6N</sup>
111011.rs. <b>01</b> . <off19></off19>	LWPC <sup>6N</sup>
111011.rs. <b>10</b> . <off19></off19>	βеи
111011.rs. <b>110</b> . <off18></off18>	βеи
111011.rs. <b>1110</b> . <imm17></imm17>	reserved, signal RI <sup>6N</sup>
111011.rs. <b>11110</b> . <immediate></immediate>	AUIPC <sup>6N</sup>
111011.rs. <b>11111</b> . <immediate></immediate>	ALUIPC <sup>6N</sup>

**B\*C compact branch and jump encodings:** In several cases Release 6 uses much tighter instruction encodings than previous releases of the MIPS architecture, reducing redundancy, to allow more instructions to be encoded. Instead of purely looking at bitfields, Release 6 defines encodings that compare different bitfields: e.g. the encoding 010110.rs.rt.offset16 is BGEC if neither rs nor rt are 00000 and rs is not equal to rt, but is BGEZC if rs is the same as rt, and is BLEZC if rs is 00000 and rt is not. (The encoding with rt 00000 and arbitrary rs is the pre-Release 6 instruction BLEZL.rs.00000.offset16, a branch likely instruction which is removed by Release 6, and whose encoding is required to signal the Reserved Instruction exception.)

This tight instruction encoding motivates the bitstring and constraints notation for Release 6 instruction encodings

BLEZL rt	010110.00000.rt.offset16,	rs=0
BGEC rs,rt	10110.rs.rt.offset16, rs!=0,	rt!=0, rs!=rt
BGEZC rt	010110.rs=rt.rt.offset16, rs!=0,	rt!=0, rs=rt
BLEZC rt	010110.00000.rt.offset16,	rt!=0

and the equivalent constraints indicated in the instruction encoding diagrams for the instruction descriptions in Volume II. Table A.26 below shows the B\*C compact branch encodings, which use constraints such as RS = RT. pre-Release 6 encodings that are removed by Release 6 are shaded darkly, while the remaining redundant encodings are shaded lightly or stippled.

Note: Pre-Release 6 instructions BLEZL, BGTZL, BLEZ, and BGTZ do not conflict with the new Release 6 instructions they are tightly packed with in the encoding tables, but the ADDI, DADDI, LWC2, SWC2, LDC2 and SDC2 truly conflict.

Table A.26 B\*C compact branch encodings

ary	Constraints involving rs and rt fields				,	ary	Cons	traints involving	rs and rt fiel	and rt fields	
Primary Opcode	rs/rt <sub>0/</sub>	NZ	NZ <sub>rs</sub> =/ </th <th>/&gt; NZ<sub>rt</sub></th> <th></th> <th>Primary Opcode</th> <th colspan="2">rs/rt<sub>0/NZ</sub></th> <th colspan="2"><math>NZ_{rs} = / NZ_{rt}</math></th>	/> NZ <sub>rt</sub>		Primary Opcode	rs/rt <sub>0/NZ</sub>		$NZ_{rs} = / NZ_{rt}$		
				<u> </u>						<u>'</u>	
0	$O_{rs} O_{rt}$	useless BLEZL <sup>6R</sup>	BGEZC <sup>6N</sup>	=	·	0	$0_{\rm rs}0_{\rm rt}$	useless BLEZ	BGEZALC <sup>6N</sup>	=	
010 110	$0_{\rm rs}{\rm NZ}_{\rm rt}$	BLEZC <sup>6N</sup>	BGEC <sup>6N</sup>	1 1	000 110	$0_{\rm rs}{\rm NZ}_{\rm rt}$	BLEZALC <sup>6N</sup>	D CELLCEN	t <sub>NZ</sub>		
01	NZ <sub>rs</sub> 0 <sub>rt</sub>	BLEZL <sup>6R</sup>	(BLEC)		00	NZ <sub>rs</sub> 0 <sub>rt</sub>	BLEZ	BGEUC <sup>6N</sup> (BLEUC)			
1	$0_{\rm rs}0_{\rm rt}$	useless BGTZL <sup>6R</sup>	BLTZC <sup>6N</sup>	=	•	1	$0_{\rm rs}0_{\rm rt}$	useless BGTZ	BLTZALC <sup>6N</sup>	=	
010 111	0 <sub>rs</sub> NZ <sub>rt</sub>	BGTZC <sup>6N</sup>		t <sub>NZ</sub> >		000 111	$0_{\rm rs}{\rm NZ}_{\rm rt}$	BGTZALC <sup>6N</sup>		t > tNZ	
01	NZ <sub>rs</sub> 0 <sub>rt</sub>	BGTZL <sup>6R</sup>	BLTC <sup>6N</sup> (BGTC)			00	NZ <sub>rs</sub> 0 <sub>rt</sub>	BGTZ	BLTUC <sup>6N</sup> (BGTUC)	$\begin{array}{c c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$	
		ADD	[		j			DADD	<b>I</b> <sup>6R</sup>		
	$0_{\rm rs}{\rm NZ}_{\rm rt}$	BEQZALC <sup>6N</sup>	BEQC <sup>6N</sup>	<		(	$0_{\rm rs}{\rm NZ}_{\rm rt}$	BNEZALC <sup>6N</sup>	BNEC <sup>6N</sup>	<	
001 000	$0_{\rm rs}0_{\rm rt}$	BOVC <sup>6N</sup> =			011 000	$0_{\rm rs}0_{\rm rt}$	BNVC <sup>6N</sup> =		=		
00	NZ <sub>rs</sub> 0 <sub>rt</sub>			>		01	$NZ_{rs}  0_{rt}$			>	
			rs <sub>N</sub>	$z \ge rt_{0,NZ}$					rs <sub>N</sub>	$z \ge rt_{0,NZ}$	
		LDC2 <sup>6</sup>	6R		,			SDC2	6R		
110 110	$\begin{array}{c c} \overset{\mathtt{F}}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}{\overset{NZ}}{\overset{NZ}{\overset{NZ}{\overset{NZ}}{\overset{NZ}{\overset{NZ}}{\overset{NZ}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}{\overset{NZ}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}}{\overset{NZ}}{\overset{NZ}}}{\overset{NZ}}}{\overset$	JIC <sup>6N</sup> rt+off16	BEQZC <sup>6N</sup> rs <sub>NZ</sub> , off21	$\begin{vmatrix} < \\ = \\ > \\ Z_{rs} 0/NZ_{rt} \end{vmatrix}$		110 110	$ \begin{array}{c c}  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\  & & \\$	JIALC <sup>6N</sup> rt+off16	BNEZC <sup>6N</sup> rs <sub>NZ</sub> , off21	$\begin{vmatrix} < \\ = \\ > \\ Z_{rs} 0/NZ_{rt} \end{vmatrix}$	
	 	LWIGO	S.P.					GW CO	.eD		
110 010		BC <sup>6N</sup> off2	26<<2	Z <sub>rs</sub> 0/NZ <sub>rt</sub>		111 010		BALC <sup>6N</sup> of	ff26<<2	Z <sub>rs</sub> 0/NZ <sub>rt</sub>	

A.4 Release 6 Instruction Encodings

# **Revision History**

Revision	Date	Description
0.90	November 1, 2000	Internal review copy of reorganized and updated architecture documentation.
0.91	November 15, 2000	Internal review copy of reorganized and updated architecture documentation.
0.92	December 15, 2000	Changes in this revision:  Correct sign in description of MSUBU.  Update JR and JALR instructions to reflect the changes required by MIPS16.
0.95	March 12, 2001	Update for second external review release
1.00	August 29, 2002	<ul> <li>Update based on all review feedback:</li> <li>Add missing optional select field syntax in mtc0/mfc0 instruction descriptions.</li> <li>Correct the PREF instruction description to acknowledge that the PrepareForStore function does, in fact, modify architectural state.</li> <li>To provide additional flexibility for Coprocessor 2 implementations, extend the sel field for DMFC0, DMTC0, MFC0, and MTC0 to be 8 bits.</li> <li>Update the PREF instruction to note that it may not update the state of a locked cache line.</li> <li>Remove obviously incorrect documentation in DIV and DIVU with regard to putting smaller numbers in register rt.</li> <li>Fix the description for MFC2 to reflect data movement from the coprocessor 2 register to the GPR, rather than the other way around.</li> <li>Correct the pseudo code for LDC1, LDC2, SDC1, and SDC2 for a MIPS32 implementation to show the required word swapping.</li> <li>Indicate that the operation of the CACHE instruction is UNPREDICTABLE if the cache line containing the instruction is the target of an invalidate or writeback invalidate.</li> <li>Indicate that an Index Load Tag or Index Store Tag operation of the CACHE instruction must not cause a cache error exception.</li> <li>Make the entire right half of the MFC2, MTC2, CFC2, CTC2, DMFC2, and DMTC2 instructions implementation dependent, thereby acknowledging that these fields can be used in any way by a Coprocessor 2 implementation.</li> <li>Clean up the definitions of LL, SC, LLD, and SCD.</li> <li>Add a warning that software should not use non-zero values of the stype field of the SYNC instruction.</li> <li>Update the compatibility and subsetting rules to capture the current requirements.</li> </ul>

Revision	Date	Description
1.90	September 1, 2002	<ul> <li>Merge the MIPS Architecture Release 2 changes in for the first release of a Release 2 processor. Changes in this revision include:</li> <li>All new Release 2 instructions have been included: DI, EHB, EI, EXT, INS, JALR.HB, JR.HB, MFHC1, MFHC2, MTHC1, MTHC2, RDHWR, RDPGPR, ROTR, ROTRV, SEB, SEH, SYNCI, WRPGPR, WSBH.</li> <li>The following instruction definitions changed to reflect Release 2 of the Architecture: DERET, ERET, JAL, JALR, JR, SRL, SRLV</li> <li>With support for 64-bit FPUs on 32-bit CPUs in Release 2, all floating point instructions that were previously implemented by MIPS64 processors have been modified to reflect support on either MIPS32 or MIPS64 processors in Release 2.</li> <li>All pseudo-code functions have been updated, and the Are64BitFPOperationsEnabled function was added.</li> <li>Update the instruction encoding tables for Release 2.</li> </ul>
2.00	June 9, 2003	<ul> <li>Continue with updates to merge Release 2 changes into the document. Changes in this revision include:</li> <li>Correct the target GPR (from rd to rt) in the SLTI and SLTIU instructions. This appears to be a day-one bug.</li> <li>Correct CPR number, and missing data movement in the pseudocode for the MTC0 instruction.</li> <li>Add note to indicate that the CACHE instruction does not take Address Error Exceptions due to mis-aligned effective addresses.</li> <li>Update SRL, ROTR, SRLV, ROTRV, DSRL, DROTR, DSRLV, DROTRV, DSRL32, and DROTR32 instructions to reflect a 1-bit, rather than a 4-bit decode of shift vs. rotate function.</li> <li>Add programming note to the PrepareForStore PREF hint to indicate that it cannot be used alone to create a bzero-like operation.</li> <li>Add note to the PREF and PREFX instruction indicating that they may cause Bus Error and Cache Error exceptions, although this is typically limited to systems with high-reliability requirements.</li> <li>Update the SYNCI instruction to indicate that it should not modify the state of a locked cache line.</li> <li>Establish specific rules for when multiple TLB matches can be reported (on writes only). This makes software handling easier.</li> </ul>
2.50	July 1, 2005	<ul> <li>Changes in this revision:</li> <li>Correct figure label in LWR instruction (it was incorrectly specified as LWL).</li> <li>Update all files to FrameMaker 7.1.</li> <li>Include support for implementation-dependent hardware registers via RDHWR.</li> <li>Indicate that it is implementation-dependent whether prefetch instructions cause EJTAG data breakpoint exceptions on an address match, and suggest that the preferred implementation is not to cause an exception.</li> <li>Correct the MIPS32 pseudocode for the LDC1, LDXC1, LUXC1, SDC1, SDXC1, and SUXC1 instructions to reflect the Release 2 ability to have a 64-bit FPU on a 32-bit CPU. The correction simplifies the code by using the ValueFPR and StoreFPR functions, which correctly implement the Release 2 access to the FPRs.</li> <li>Add an explicit recommendation that all cache operations that require an index be done by converting the index to a kseg0 address before performing the cache operation.</li> <li>Expand on restrictions on the PREF instruction in cases where the effective address has an uncached coherency attribute.</li> </ul>

Revision	Date	Description
2.60	June 25, 2008	Changes in this revision:  • Applied the new B0.01 template.  • Update RDHWR description with the UserLocal register.  • added PAUSE instruction  • Ordering SYNCs  • CMP behavior of CACHE, PREF*, SYNCI  • CVT.S.PL, CVT.S.PU are non-arithmetic (no exceptions)  • *MADD.fmt & *MSUB.fmt are non-fused.  • various typos fixed
2.61	July 10, 2008	<ul> <li>Revision History file was incorrectly copied from Volume III.</li> <li>Removed index conditional text from PAUSE instruction description.</li> <li>SYNC instruction - added additional format "SYNC stype"</li> </ul>
2.62	January 2, 2009	<ul> <li>LWC1, LWXC1 - added statement that upper word in 64bit registers are UNDE-FINED.</li> <li>CVT.S.PL and CVT.S.PU descriptions were still incorrectly listing IEEE exceptions.</li> <li>Typo in CFC1 Description.</li> <li>CCRes is accessed through \$3 for RDHWR, not \$4.</li> </ul>
3.00	March 25, 2010	<ul> <li>JALX instruction description added.</li> <li>Sub-setting rules updated for JALX.</li> </ul>
3.01	June 01, 2010	<ul> <li>Copyright page updated.</li> <li>User mode instructions not allowed to produce UNDEFINED results, only UNPRE-DICTABLE results.</li> </ul>
3.02	March 21, 2011	<ul> <li>RECIP, RSQRT instructions do not require 64-bit FPU.</li> <li>MADD/MSUB/NMADD/NMSUB pseudo-code was incorrect for PS format check.</li> </ul>
3.50	September 20, 2012	<ul> <li>Added EVA load/store instructions: LBE, LBUE, LHE, LHUE, LWE, SBE, SHE, SWE, CACHEE, PREFE, LLE, SCE, LWLE, LWRE, SWLE, SWRE.</li> <li>TLBWI - can be used to invalidate the VPN2 field of a TLB entry.</li> <li>FCSR.MAC2008 bit affects intermediate rounding in MADD.fmt, MSUB.fmt, NMADD.fmt and NMSUB.fmt.</li> <li>FCSR.ABS2008 bit defines whether ABS.fmt and NEG.fmt are arithmetic or not (how they deal with QNAN inputs).</li> </ul>
3.51	October 20, 2012	<ul> <li>CACHE and SYNCI ignore RI and XI exceptions.</li> <li>CVT, CEIL, FLOOR, ROUND, TRUNC to integer can't generate FP-Overflow exception.</li> </ul>
5.00	December 14, 2012	<ul> <li>R5 changes: DSP and MT ASEs -&gt; Modules</li> <li>NMADD.fmt, NMSUB.fmt - for IEEE2008 negate portion is arithmetic.</li> </ul>
5.01	December 15, 2012	<ul><li>No technical content changes:</li><li>Update logos on Cover.</li><li>Update copyright page.</li></ul>
5.02	April 22, 2013	<ul> <li>Fix: Figure 2.26 Are64BitFPOperationsEnabled Pseudcode Function - "Enabled" was missing.</li> <li>R5 change retroactive to R3: removed FCSR.MCA2008 bit: no architectural support for fused multiply add with no intermediate rounding. Applies to MADD.fmt, MSUB.fmt, NMADD.fmt, NMSUB.fmt.</li> <li>Clarification: references to "16 FP registers mode" changed to "the FR=0 32-bit register model"; specifically, paired single (PS) instructions and long (L) format instructions have UNPREDICTABLE results if FR=0, as well as LUXC1and SUXC1.</li> <li>Clarification: C.cond.fmt instruction page: cond bits 21 specify the comparison, cond bit 0 specifies ordered versus unordered, while cond bit 3 specifies signaling versus non-signaling.</li> <li>R5 change: UFR (User mode FR change): CFC1, CTC1 changes.</li> </ul>

Revision	Date	Description
5.03	August 21, 2013	<ul> <li>Resolved inconsistencies with regards to the availability of instructions in MIPS32r2: MADD.fmt family (MADD.S, MADD.D, NMADD.S, NMADD.D, MSUB.S, MSUB.D, NMSUB,S, NMSUB.D), RECIP.fmt family (RECIP.S, RECIP.D, RSQRT.S, RSQRT.D), and indexed FP loads and stores (LWXC1, LDXC1, SWXC1, SDXC1). The appendix section A.2 "Instruction Bit Encoding Tables", shared between Volume I and Volume II of the ARM, was updated, in particular the new upright delta Δ mark is added to Table A.2 "Symbols Used in the Instruction Encoding Tables", replacing the inverse delta marking ∇ for these instructions. Similar updates made to microMIPS's corresponding sections. Instruction set descriptions and pseudocode in Volume II, Basic Instruction Set Architecture, updated. These instructions are required in MIPS32r2 if an FPU is implemented.</li> <li>Misaligned memory access support for MSA: see Volume II, Appendix B "Misaligned Memory Accesses".</li> <li>Has2008 is required as of release 5 - Table 5.4, "FIR Register Descriptions".</li> <li>ABS2008 and NAN2008 fields of Table 5.7 "FCSR RegisterField Descriptions" were optional in release 3 and could be R/W, but as of release 5 are required, read-only, and preset by hardware.</li> <li>FPU FCSR.FS Flush Subnormals / Flush to Zero behavior is made consistent with MSA behavior, in MSACSR.FS: Table 5.7, "FCSR Register Field Descriptions", updated. New section 5.8.1.4 "Alternate Flush to Zero Underflow Handling".</li> <li>Volume I, Section 2.2 "Compliance ad Subsetting" noted that the L format is required in MIPS FPUs, to be consistent with Table 5.4 "FIR Register Field Definitions".</li> <li>Noted that UFR and UNFR can only be written with the value 0 from GPR[0]. See section 5.6.5 "User accessible FPU Register model control (UFR, CP1 Control Register 1)" and section 5.6.5 "User accessible Negated FPU Register model control (UNFR, CP1 Control Register 4)"</li> </ul>
5.04	December 11, 2013	<ul> <li>LLSC Related Changes</li> <li>Added ERETNC. New.</li> <li>Modified SC handling: refined, added, and elaborated cases where SC can fail or was UNPREDICTABLE.</li> <li>XPA Related Changes</li> <li>Added MTHC0, MFHC0 to access extensions. All new.</li> <li>Modified MTC0 for MIPS32 to zero out the extended bits which are writable. This is to support compatibility of XPA hardware with non XPA software. In pseudo-code, added registers that are impacted.</li> <li>MTHC0 and MFHC0 - Added RI conditions.</li> </ul>
6.00 - R6U draft	Dec. 19, 2013	Feature complete R6U draft of Volume II new instructions.
	Jan 14-16, 2014	<ul> <li>Split MAX.fmt-family, instruction description that described multiple instructions, into separate instruction description pages MAX.fmt, MAX_A.fmt, MIN.fmt, MIN_A.fmt.</li> <li>Mnemonic change: AUIPA changed to ALUIPC, Aligned Add Upper Immediate to PC. Now all Release 6 new PC relative instructions end in "P".</li> <li>Renamed CMP.cond.fmt -&gt; CMP.condn.fmt, i.e. renamed 5-bit cond field "condn" to distinguish it from old 4-bit cond field.</li> <li>Cleaning up descriptions of NAL and BAL to reduce confusion about deprecation versus removal of BLTZAL and BGEZAL.</li> <li>DAHI and DATI use rs src/dest register, not rt.</li> <li>Table showing that the compact branches are complete, reversing rs and rt for BLEC, BGTC, BLEUC, BGTUC</li> <li>Forbidden slot RI required; takes exception like delay slot; boilerplate consistency automated.</li> <li>MOD instruction family: remainder has same sign as dividend</li> <li>Updated to R6U 1.03</li> </ul>

Revision	Date	Description
	Jan 17, 2014	<ul> <li>NAL, BAL: improved confusing explanation of how NAL and BAL used to be special cases of BLEZAL, etc., instructions removed by Release 6</li> <li>Forbidden slot boilerplate: requires Reserved Instruction exception for control instructions, even if interrupted: exception state (EPC, etc.) points to branch, not forbidden slot, like delay slot.</li> </ul>
	Jan 20, 2014	<ul> <li>Fixed bugs and changed instruction encodings: BEQZALC, BNEZALC, BGEUC, BLTUC, BLEZLC family, BC1EQZ, BC2EQZ, BC1NEZ, BC2NEZ, BITSWAP</li> <li>AUI, BAL</li> </ul>
R6U draft	Feb 10, 2014	<ul> <li>Refactored "Compatibility and Subsetting" sections of Volumes I and II for reuse without replication.</li> <li>Updated Volume II tables of instructions by categories (preceding section entitled Alphabetical List of Instructions) for R6U changes.</li> </ul>
R6U-pre- release draft	Feb. 11, 2014	Technical Publications preparing for release.
		<ul> <li>Summary of all R6U drafts up to this date - R6U version 1.03</li> <li>MIPS3D removed from the Release 6 architecture.</li> <li>Some 3-source instructions (conditional moves) replaced with new 2-source instructions: MOVZ/MOVN.fmt replaced by SELEQZ/SELNEZ.fmt; MOVZ/MOVN replaced by SELEQZ/SELNEZ.</li> <li>PREF/PREFE: Unsound prefetch hints downgraded; optional implementation dependent prefetch hints expanded.</li> </ul>
		<ul> <li>Free up Opcode Space</li> <li>Change encodings of LL/SC/LLD/SCD/PREF/CACHE, reducing offset from 16 bits to 9 bits</li> <li>SPECIAL2 encodings changed: CLO/CLZ/DCLO/DCLZ</li> <li>Other changes mentioned below: traps with immediate operands removed (ADDI/DADDI, TGEI/TGEIU/TLTI/TLTIU/TEQI/TNEI)</li> <li>Free 15 major opcodes: COP1X, SPECIAL2, LWL/LWR, SWL/SWR, LDL/LDR, SDL/SDR, LL/SC, LLD/SCD, PREF, CACHE, as described below, by changing encodings.</li> </ul>
		<ul> <li>Integer Multiply and Divide</li> <li>Integer accumulators (HI/LO) removed from base Release 6, moved to DSPr6, allowed only with microMIPS: MFHI, MTHIO, MFLO, MTLO, MADD, MADDU, MUL, MSUB, MSUBU removed.</li> <li>Release 6 adds multiply and divide instructions that write to same-width register: MULT replaced by MUL/MUH; MULTU replaced by MULU/MUHU; DIV replaced by DIVI/MODE DIVI/MODE DIVI/MODE and by DIVI/MODE in similarly for 64 bit DMI/II.</li> </ul>

by DIV/MOD; DIVU replaced by DIVU/MODU; similarly for 64-bit DMUH, etc.

Revision Date Description

#### Control Transfer Instructions (CTIs)

- Branch likely instructions removed by Release 6: BEQL, etc.
- Enhanced compact branches and jumps provided
- No delay slots; back-to-back branches disallowed (forbidden slot)
- More complete set of conditions: BEQC/BNEC, all signed and unsigned reg-reg comparisons, e.g. BLTC, BLTUC; all comparisons against zero, e.g. BLTZC
- More complete set of conditional procedure call instructions: BEQZALC, BNE-ZALC
- Large offset PC-relative branches: BC/BALC 26-bit offset (scaled by 4); BEQZC/BNEZC 21-bit offset
- JIC/JIALC: "indexed" jumps, jump to register + sign extended 16-bit offset
- Trap-in-overflow adds with immediate removed by MIOPSr6: ADDI, DADDI; replaced by branches on overflow BOVC/BNVC.
- Redundant JR.HB removed, aliased to JALR.HB with rdest=0.
- BLTZAL/BGEZAL removed; not used because unconditionally wrote link register SSNOP identical to NOP.

#### Misaligned Memory Accesses

- Unaligned load/store instructions (LWL/LWR, etc.) removed from Release 6. Support
  for misaligned memory accesses must be provided by a Release 6 system for all ordinary loads and stores, by hardware or by software trap-and-emulate.
- · CPU scalar ALIGN instruction

#### Address Generation and Constant Building

- Instructions to build large constants (such as address constants): AUI (Add upper immediate), DAHI, DATI.
- Instructions for PC-relative address formation: ADDIUPC, ALUIPC.
- PC-relative loads: LWP, LWUP, LDP.
- Indexed FPU memory accesses removed: LWXC1, LUXC1, PFX, etc.
- Load-scaled-address instructions: LSA, DLSA
- 32-bit address wrapping improved.

#### DSP ASE

- DSP ASE and SmartMIPS disallowed; recommend MSA instead
- DSPr6 to be defined, used with microMIPS.
- Instructions promoted from DSP ASE to Base ISA: BALIGN becomes Release 6 ALIGN, BITREV becomes Release 6 BITSWAP

Revision Date Description

#### FPU and co-processor

- Instruction encodings changed: COP2 loads/stores, cache/prefetch, SPECIAL2: LWC2/SWC2, LDC2/SWC2
- FR=0 not allowed, FR=1 required.
- Compatibility and Subsetting section amended to allow a single precision only FPU (FIR.S=FIR.W=1, FIR.D=FIR.L=0.)
- Paired Single (PS) removed from the Release 6 architecture, including: COP1.PS, COP1X.PS, BC1ANY2, BC1ANY4, CVT.PS.S, CVT.PS.W.
- FPU scalar counterparts to MSA instructions: RINT.fmt, CLASS.fmt, MAX/MAXA/ MIN/MINA.fmt.
- Unfused multiply adds removed: MADD/MSUB/NMADD/NMSUB.fmt
- IEEE2008 Fused multiply adds added: MADDF/MSUBF.fmt
- Floating point condition codes and related instructions removed: C.cond.fmt removed, BC1T/BC1F, MOVF/MOVT.
- MOVF/MOVT.fmt replaced by SEL.fmt
- New FP compare instruction CMP.cond.fmt places result in FPR and related BC1EQZ/BC2EQZ
- New FP comparisons: CMP.cond.fmt with cond = OR (ordered), UNE (Unordered or Not Equal), NE (Not Equal).
- Coprocessor 2 condition codes removed: BC2F/BC2T removed, replaced by BC2NEOZ/BC2EOZ

### Recent R6U architecture changes not fully reflected in this draft:

- This draft does not completely reflect the new 32-bit address wrapping proposal but still refers in some places to the old IAM (Implicit Address Mode) proposal.
- This draft does not yet reflect constraints on endianness, in particular in the section ion Misaligned memory access support: e.g. code and data must have the same endianness, Status.RE is removed, etc.
- BC1EQZ/BC1NEZ will test only bit 0 of the condition register, not all bits.
- This draft does not yet say that writing to a 32-bit FPR renders upper bits of a 64 bit FPR or 128 bit floating point register UNPREDICTABLE; it describes the old proposal of zeroing the upper bits.

#### **Known issues:**

- This draft describes Release 6, as well as earlier releases of the MIPS architecture. E.g. instructions that were present in MIPSr5 but which were removed in Release 6 are still in the manual, although they should be clearly marked "removed by Release 6" to indicate that they have been removed by Release 6.
- R6U new instruction pseudocode is 64-bit, rather than 32-bit, albeit attempting to use notations that apply to both.
- Certain new instruction descriptions are "unsplit", describing families of instructions such as all compact branches, rather than separate descriptions of each instruction.
   This facilitates comparison and consistency, but currently allows certain MIPS64
   Release 6 instructions to appear inappropriately in the MIPS32 Release 6 manual. A future release of the manual will "split" these instruction family descriptions, e.g. the compact branch family will be split up into at least 12 different instruction descriptions.
- R6U requires misalignment support for all ordinary memory reference instructions, but the pseudocode does not yet reflect this. Boilerplate has been added to all existing instructions saying this.
- The new R6U PC-relative loads (LWP, LWUP, LDP) in this draft incorrectly say that misaligned accesses are permitted.

Revision	Date	Description
R6U-pre-release draft	Feb. 13, 2014	<ul> <li>ALIGN/DALIGN: clarified bp=0 behavior</li> <li>ALIGN/DALIGN pseudocode used    as logical OR rather than MIPS' pseudocode concatenate.</li> <li>Removed incorrect note about not using r31 as a source register to BAL.</li> <li>Release 6 requires BC1EQZ/BC1NEZ if an FPU is present, i.e. they cannot signal RI.</li> <li>R6U 1.05 change: BC1EQZ/BC1NEZ test only bit 0 of the FPY; changed from testing if any bit nonzero; helps with trap-and-emulate of DP on an SP-only FPU.</li> <li>Known problem: R6U 1.05 change not yet made: all 32-bit FP operations leave upper bits of 64 bit FOR and./or 128-bit MSR unpredictable; helps with trap-and-emulate of DP on an SP-only FPU.</li> <li>Clearly marked all .PS instructions as removed via removed by Release 6 in instruction format.</li> <li>DMUL, DMULTU, DDIV, DDIVU marked removed by Release 6</li> <li>Started using =Release 6 notation to indicate that an instruction has been changed but is still present. JR.HB =Release 6, aliased to JALR.HB. SSNOP =Release 6, treated as NOP.</li> <li>Noted that BLTZAL and BGEZAL are removed by Release 6, the special cases NAL=BLTZAL with rs=0 and BAL=BGEZAL with rs=0, remain supported by Release 6.</li> <li>Marked conditional traps with immediate removed by Release 6.</li> <li>Overeager propagation of r31 restriction to non-call instructions5 removed.</li> <li>Emphasized that unconditional compact CTIs have neither delay slot nor forbidden slot.</li> <li>SDBBP updated for R6P facility to disable if no hardware debug trap handler</li> <li>UFR/UNFR (User-mode FR facility) disallowed in Release 6: changes to CTC1 and CFC1 instructions.</li> </ul>
R6U ARM Volume II 6.00 pre- liminary release	February 14, 2014	Last minute change: BC1EQZ.fmt and BC1NEZ.fmt test only bit 0, least significant bit, of FPR. Known issues:     Similar changes to SEL.fmt, SELEQZ.fmt, SELNEZ.fmt not yet made.
post-6.00	February 20, 2014	• FPU truth consuming instructions (BC1EQZ.fmt, BC1NEZ.fmt, SEL.fmt, SELEQZ.fmt, SELNEZ.fmt) change completed: test bit 0, least-significant-bit, of FPR containing condition.
6.01	December 1, 2014	<ul> <li>Production Release.</li> <li>Add DVP and EVP instructions for multithreading.</li> <li>Add POP and SOP encoding nomenclature to opcode tables in appendix A</li> </ul>
6.02	December 10, 2014	<ul> <li>JIC format changed from JIC offset(rt) to JIC rt, offset.</li> <li>JIALC format changed from JIALC offset(rt) to JIALC rt, offset.</li> <li>'offset' removed from NAL format.</li> </ul>
6.03	September 4, 2015	<ul> <li>Fixed many inconsistencies; no functional impact.</li> <li>RDHWR updates for Release 6.</li> <li>WAIT updates for Release 6.</li> <li>CFC1/CTC1 UFR-related text reworded.</li> <li>CFC1/CTC1 FRE-related text added.</li> <li>Added LLX/SCX(32/64) instructions.</li> <li>Jump Register ISA Mode switching text reworded.</li> <li>MisalignedSupport() language in ld/st pseudo-code reworded.</li> <li>Release 6 behaviour added to move-to/from instructions: return 0,nop.</li> <li>TLBINV/TLBINVF description and pseudocode corrected and clarified.</li> <li>ALIGN/DALIGN pseudocode cleaned up; removed redundancy.</li> <li>Removed "Special Considerations" section from B<cond>c</cond></li> <li>Language clarified in PREF/PREFE tables; no functional change.</li> </ul>

Revision	Date	Description
6.04	November 13, 2015	<ul> <li>MIPS32 and MIPS64:</li> <li>J/JAL now indicated as deprecated (but not removed).</li> <li>DVP: Added text indicating that a disabled VP will not be re-enabled for execution on deferred exception.</li> <li>CACHE/CACHEE: Undefined operations are really NOP.</li> <li>CMP.condn.fmt: removed fmt related text in description sectionS/.D explicitly encoded.</li> <li>Fixed minor textual typos in MAXA/MINA.fmt functions.</li> <li>DERET: Restriction – if executed out of debug mode, then RI, not UNDEFINED.</li> <li>TLBWR: Updated reference to Random. No longer supported in Release 6.</li> <li>PCREL instructions: Added PCREL minor opcode table, fixed conditional text bugs in register reference.</li> <li>BC1F/BC1FL/BC1T/BC1TL: Removed last paragraph of historical information section. These instructions can be immediately preceded by instruction that sets cond. code.</li> <li>JIALC: Restructured operation section using 'temp' to avoid false hazard of link update overwriting source.</li> <li>LUI: Fixed conditional text errors related to the encoding table. microMIPS appeared in MIPS.</li> <li>JIALC/JIC: Updated to indicate effect on 'ISAMode'.</li> <li>Fixed typo ROUND/TRUNC/FLOOR/CEIL.W.fmt. Range value should be 2<sup>31</sup>-1 not 2<sup>63</sup>-1.</li> <li>MIPS64 only:</li> </ul>
6.05	June 3, 2016	<ul> <li>DMFC0/DMTC0: Now indicates what happens with 32-bit COP0 registers.</li> <li>MIPS32 and MIPS64:</li> <li>RDHWR: Fixed typo in the RDHWR register number table header; rs changed to rd. Changed Double-Width LLX/SCX to Paired LL/SC.</li> <li>DMTC2: Changed CPR [2, rd, sel] to CP2CPR [Imp1].</li> <li>WAIT: Fixed a bit range typo.</li> <li>LSA: Removed the word optional; the scaling shift on rs is not optional.</li> <li>CACHE: Fixed typo; CACHE has a 9-bit offset.</li> <li>SYSCALL, TEQ, TGE, and TGEU: If COP0 BadInstr is implemented, the code field may be obtained from BadInstr.</li> <li>JALR, JALR.HB, JIALC, JIC, JR, and JR.HB: Updated condition for PC ← temp in the Operation pseudocode.</li> <li>MIPS32:</li> <li>Removed the LLX, LLXE, SCX, and SCXE instructions.</li> <li>Added the LLWP, LLWPE, SCWP, and SCWPE instructions.</li> <li>MIPS64:</li> <li>Removed the LLDX and SCDX instructions.</li> </ul>

• Added the LLDP, LLWP, LLWPE, SCDP, SCWP, and SCWPE instructions.

Revision Description **Date** 

6.06

## December 15, 2016 MIPS32 and MIPS64:

- Added CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, CRC32CW.
- DVP/EVP instructions incorrectly used 'rs'. Changed to use 'rt.'
- · Added GINVI, and GINVT instructions.
- SC, SCE, SCWP, SCWPE: Updated description for uncached handling.
- MTHC0: updated description, fixed typo. 'COP2' changed to 'COP0'.
- MTC0: changed Config5<sub>MVH</sub> to new Config5<sub>XPA</sub>.
- DERET: updated pseudocode to describe what happens if *Debug<sub>DM</sub>*=0.
- TLT, TLTU, TNE: Mention that contents of the *code* field can be retrieved from COP0 BadInstr if present.
- Added ArchitectureRevision(), IsCoprocessorRegisterImplemented(), and IsCoprocessorRegisterExtended() pseudocode descriptions (ARM only, not AFP)

#### **MIPS64:**

- Added CRC32D, CRC32CD.
- SCD, SCDP: Updated description for uncached handling.
- LLDP: Fixed typos. Swapped rd and rt in the GPR references and description; in the pseudocode, doubled the bit range in both cases where GPR is loaded. (typos).
- SCWP, SCWPE: fixed typo due to conditional text.