
# Superword Level Parallelism

Ashwin Adulla (aadulla@andrew.cmu.edu), Li Shi (lishi@andrew.cmu.edu)

# Introduction

Nowadays, many computer architectures have added support for multimedia extensions in the form of SIMD instructions. SIMD instructions allow the same operation to be performed on multiple pieces of data simultaneously, thus exploiting the inherent parallelism present in the application. Compilers employ various auto-vectorization strategies to recognize this parallelism and utilize the SIMD instructions. However, many of these strategies are very limited in their scope and sometimes require explicit indication by the user of what to parallelize through the use of library functions or annotated pragmas. As a result, the user often holds the burden of writing and formatting their code in such a way that the compiler can easily determine the inherent parallelism.



## **Algorithm**

SLP extraction algorithm	A motivating example
<pre>SLP_extract: BasicBlock B → BasicBlock     PackSet P ← EmptySet     P ← find_adj_refs(B, P)     P ← extend_packlist(B, P)     P ← combine_packs(P)     return schedule(B, [], P)</pre>	b0 = Load A[i + 0] b1 = Load A[i + 1] b2 = Load A[i + 2] d0 = c0 + b0 d1 = c1 + b1 d2 = c2 + b2 Store B[i + 0], d0 Store B[i + 1], d1 Store B[i + 2], d2

```
Step 1. Find adjacent memory references
                                                              Pack 0
                                                                 b0 = Load A[i + 0]
                                                                 b1 = Load A[i + 1]
find\_adj\_refs: BasicBlock B \times PackSet P \rightarrow PackSet
                                                              Pack 1
     foreach Stmt s \in B do
                                                                 b1 = Load A[i + 1]
       foreach Stmt s' \in B where s \neq s' do
                                                                b2 = Load A[i + 2]
          if has_mem_ref(s) \wedge has_mem_ref(s') then
                                                              Pack 2
             if adjacent(s, s') then
                                                                 Store B[i + 0], d0
                Int align \leftarrow get\_alignment(s)
                                                                 Store B[i + 1], d1
                if stmts\_can\_pack(B, P, s, s', align) then
                                                              Pack 3
                  P \leftarrow P \cup \{\langle s, s' \rangle\}
                                                                 Store B[i + 1], d1
     return P
                                                                 Store B[i + 2], d2
                                                              Pack 0
Step 2. Extend the pack lists
                                                                 b0 = Load A[i + 0]
                                                                 b1 = Load A[i + 1]
extend_packlist: BasicBlock B \times PackSet P \rightarrow PackSet
                                                              Pack 1
     repeat
                                                                 b1 = Load A[i + 1]
       PackSet P_{prev} \leftarrow P
                                                                 b2 = Load A[i + 2]
       foreach Pack p \in P do
                                                              Pack 2
          P \leftarrow \mathsf{follow\_use\_defs}(B, P, p)
                                                                 Store B[i + 0], d0
          P \leftarrow \mathsf{follow\_def\_uses}(B, P, p)
                                                                 Store B[i + 1], d1
     until P \equiv P_{prev}
     return P
                                                                 Store B[i + 1], d1
                                                                 Store B[i + 2], d2
                                                              Pack 4
                                                                d0 = c0 + b0
                                                                 d1 = c1 + b1
                                                              Pack 5
                                                                 d1 = c1 + b1
                                                                 d2 = c2 + b2
```

### Pack 0 Step 3. Combine packs b0 = Load A[i + 0]b1 = Load A[i + 1]combine\_packs: PackSet $P \to PackSet$ b2 = Load A[i + 2]repeat Pack 2 PackSet $P_{prev} \leftarrow P$ foreach Pack $p = \langle s_1, ..., s_n \rangle \in P$ do Store B[i + 0], d0 Store B[i + 1], d1 foreach Pack $p' = \langle s'_1, ..., s'_m \rangle \in P$ do Store B[i + 2], d2 if $s_n \equiv s_1'$ then $P \leftarrow \hat{P} - \{p, p'\} \cup \{\langle s_1, ..., s_n, s'_2, ..., s'_m \rangle\}$ Pack 4 until $P \equiv P_{prev}$ d0 = c0 + b0return Pd1 = c1 + b1d2 = c2 + b2Pack 0 Step 4. Check dependency and schedule packs b0 = Load A[i + 0]b1 = Load A[i + 1]schedule: BasicBlock $B \times BasicBlock B' \times PackSet P$ b2 = Load A[i + 2] $\rightarrow$ BasicBlock Pack 4 for $i \leftarrow 0$ to |B| do d0 = c0 + b0if $\exists p = \langle ..., s_i, ... \rangle \in P$ then d1 = c1 + b1if $\forall s \in p$ . deps\_scheduled(s, B') then d2 = c2 + b2foreach Stmt $s \in p$ do Pack 2 $B \leftarrow B - s$ Store B[i + 0], d0 $B' \leftarrow B' \cdot s$ Store B[i + 1], d1 **return** schedule(B, B', P)Store B[i + 2], d2else if deps\_scheduled $(s_i, B')$ then **return** schedule $(B - s_i, B' \cdot s_i, P)$ if $|B| \neq 0$ then $P \leftarrow P - \{p\}$ where p = first(B, P)**return** schedule(B, B', P)return B'Find pre pack: Step 5. Emit LLVM IR code <0, 1, 2> (array indices) code emit: BasicBlock B, PackSet P <c0, c1, c2> P ← find\_pre\_pack(B, P) $P \leftarrow \text{find post pack}(B, P)$ Find post pack: code gen(B, P)None Code generation: load <4 x float>, <4 x float>\* %0 %9 = fadd < 4 x float > %6, %8

store <4 x float> %9, <4 x float>\* %10

```
int test1(int a, int b, int c, int d, long i) {
int g = c * A[i + 2];
int h = d * A[i + 3];
                                                                                 int e = a * A[i];
                                                   int f = b * A[i + 1];
   return e + f + g + h
                                    <e, f, g, h> = <a, b, c, d> * A[i:i+3]
```

```
A[i:i+3]
                                                                                                                                                                                     <a, b, c, d>
              %0 = bitcast i32* %tmp to <4 x i32>*
                                                                                                                      %5 = insertelement <4 x i32> %4, i32 %arg3, i64 3
                                                                                                                                                         %4 = insertelement <4 x i32> %3, i32 %arg2, i64 2
                                                                                                                                                                                               %3 = insertelement <4 x i32> %2, i32 %arg1, i64 1
                                                                                                                                                                                                                                     %2 = insertelement <4 x i32> undef, i32 %arg, i64 0
```

```
%tmp = getelementptr inbounds [16 x i32], [16 x i32]* @A, i64 0, i64 %arg4
= load <4 x i32>, <4 x i32>* %0
```

```
<e, f, g, h>
     %6 = mu1 < 4 \times i32 > %1, %5
```

```
%tmp19 = add nsw i32 %8, %7
                                                                                                                                                                                                                    \%10 = \text{extractelement } < 4 \times 132 > \%6, 164 3
                                                                                                                                                                                                                                                                                                                                \%8 = \text{extractelement } < 4 \times \text{i32} > \%6, \text{i64 1}
                                                                                                                                                                                                                                                                                                                                                                                          %7 = \text{extractelement} < 4 \times \text{i32} > \%6, \text{i64 } 0
                                                                                                                                                                                                                                                                          %9 = \text{extractelement } < 4 \times \text{i32} > \%6, \text{i64 } 2
ret i32 %tmp21
                                                   %tmp21 = add nsw i32 %tmp20, %10
                                                                                                           %tmp20 = add nsw i32 %tmp19, %9
```

return e + f + g + h •

```
int test2(long i)
return 0;
                   = A[i + 1] + B[i + 2];
] = A[i + 2] + B[i + 3];
] = A[i + 3] + B[i + 4];
] = A[i + 4] + B[i + 5];

ightharpoonup C[i:i+3] = A[i+1:i+4] + B[i+2:i+5]
```

```
B[i+2:i+5]
                                                                                                                                                                                                                   A[i+1:i+4]
\%2 = bitcast i32* %tmp4 to <4 x i32>*
                                        %tmp4 = getelementptr inbounds [16 x i32], [16 x i32]* @B, i64 0, i64 %tmp3
                                                                               %tmp3 = add nsw i64 %arg, 2
                                                                                                                                                                                                 \%0 = bitcast i32* %tmp1 to <4 x i32>*
                                                                                                                                                                                                                                        %tmp1 = getelementptr inbounds [16 x i32], [16 x i32]* @A, i64 0, i64 %tmp
                                                                                                                                                        %1 = load < 4 \times i32, < 4 \times i32>* %0
                                                                                                                                                                                                                                                                                %tmp = add nsw i64 %arg, 1
```

```
C[i:i+3]
                                      %5 = bitcast i32* %tmp7 to <4 x i32>*
store <4 x i32> %4, <4 x i32>* %5
                                                                             %tmp7 = getelementptr inbounds [16 x i32], [16 x i32]* @C, i64 0, i64 %arg
                                                                                                                     %4 = add < 4 \times i32 > %3, %1
```

 $%3 = load < 4 \times i32>, < 4 \times i32>* %2$ 

```
test1:
                                      // @test1
      adrp
             x8, A
      add
             x8, x8, :lo12:A
             w9, #4
      mov
            w10, w9
      mov
            x10, x10, x4
      mul
      ldr
             q1, [x8, x10]
                                     // q1 = A[i:i+3]
            v0.s[0], w0
                                     // v0.s[0] = a
      mov
             v0.s[1], w1
                                     // v0.s[1] = b
      mov
            v0.s[2], w2
                                     // v0.s[2] = c
      mov
            v0.s[3], w3
                                     // v0.s[3] = d
      mov
            v0.4s, v1.4s, v0.4s
                                     // v0 = v1 * v0 = A[i:i+3] * <a, b, c, d>
      mul
           s2, v0.s[0]
                                     // s2 = v1[0] = e
      mov
           s3, v0.s[1]
                                     // s3 = v1[1] = f
      mov
           s4, v0.s[2]
                                     // s4 = v1[2] = g
      mov
            s5, v0.s[3]
                                     // s5 = v1[3] = h
      mov
      fmov
            w9, s3
      fmov
             w11, s2
            w9, w9, w11
      add
      fmov
            w11, s4
            w9, w9, w11
      add
            w11, s5
      fmov
      add
            w0, w9, w11
      ret
```

```
test2:
      adrp
             x8, A
             x8, x8, :lo12:A
      add
             x9, B
      adrp
             x9, x9, :lo12:B
      add
             x10, C
      adrp
             x10, x10, :lo12:C
      add
             w11, wzr
      mov
      add
             x12, x0, #1
      mov
             w13, #4
             w14, w13
      mov
            x12, x14, x12
      mul
            x15, x0, #2
      add
            x15, x14, x15
      mul
      mul
             x14, x14, x0
             q0, [x8, x12]
                                      // q0 = A[i+1:i+4]
      ldr
                                      // q1 = B[i+2:i+5]
      ldr
             q1, [x9, x15]
                                      // v0 = v1 + v0 = A[i+1:i+4] + B[i+2:i+5]
             v0.4s, v1.4s, v0.4s
      add
             q0, [x10, x14]
                                      // C[i:i+3] = q0
      str
             w0, w11
      mov
      ret
```

# **Experiment Setup**

System & Compilation	Simulation & Evaluation
OS: Ubuntu 20.04.3 LLVM: version 10.0.0 GCC toolchain: version 9.4.0	Gem5 (commit 141cc37c2d) CPU type: 03_ARM_v7a_3 L1 instruction cache: 32 KB L1 data cache: 64 KB L2 cache: 2 MB

# **Evaluation Results – Performance**

	01	O1+unroll	O1+unroll+SLP	O2
тетсру	14833	14031	13768	7085
axpy	5011	4056	2628	1995
dotprod	5675	4443	3582	2969
mmm	40158	37575	37212	33945
arithmetic	20073	19752	17934	10102

Table 1. Execution time of 5 benchmark programs in microseconds.




Figure 1. Execution time in different compilation setups, O1 is 1x.

### **Evaluation Results - Code Size**

	01	O1+unroll	O1+unroll+SLP	O2
memcpy	20	64	59	71
axpy	25	43	43	90
dotprod	42	70	59	90
mmm	82	110	108	123
arithmetic	50	131	146	50

Table 2. Instruction counts of computation kernels in 5 benchmark programs.




Figure 2. Instruction counts of computation kernels in different compilation setups, O1 is 1x.

### **Conclusion**

In this project, we implement the SLP algorithms in LLVM and measure the effectiveness. Our algorithms can automatically exploit SLP within a basic block and pack operations into SIMD instructions. Our results show that basic SLP algorithms improve the runtime performance by 1.31x compared to O1 and 1.17x compared to O1 with loop unrolling with a smaller program size compared with direct loop unrolling.

# References

- [1] S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. PLDI, 2000.
- [2] J. Liu, Y. Zhang, O. Jang, W. Ding, and M. Kandemir. A compiler framework for extracting superword level parallelism. PLDI, 2012.
- [3] Auto-vectorization in LLVM. https://llvm.org/docs/Vectorizers.html.