```
module up_counter (clk, reset, enter, exit, counter);
 3
         input logic clk, reset;
input logic enter, exit;
 4
5
6
7
8
9
         output logic [4:0] counter;
         logic [4:0] counter_up;
         always_ff @(posedge clk) begin
10
             if (reset) counter_up <= 5'b00000;</pre>
11
             else if (enter) counter_up <= counter_up + 5'd00001;</pre>
12
             else if (exit) counter_up <= counter_up - 5'd00001;</pre>
13
            else counter_up <= counter_up;</pre>
14
15
16
         assign counter = counter_up;
17
18
     endmodule
19
20
     module up_counter_testbench();
21
22
23
         logic clk, reset;
         logic enter, exit;
logic [4:0] counter;
24
25
26
         up_counter dut (.clk, .reset, .enter, .exit, .counter);
27
28
         parameter CLOCK_PERIOD = 100;
29
         initial clk = 1;
30
         always begin
31
             #(CLOCK_PERIOD / 2);
32
33
34
             clk = \sim clk;
         end
35
36
         initial begin
                           @(posedge clk);
37
         reset \leftarrow 1;
                           @(posedge clk);
38
                           @(posedge clk);
39
         reset \leftarrow 0:
                           @(posedge clk);
40
                           @(posedge clk);
                enter = 0; exit = 0; @(posedge clk);
41
42
                enter = 1; exit = 0; @(posedge c]k);
43
                enter = 0;
                                         @(posedge clk)
44
                                        @(posedge clk)
                enter = 1; exit = 0;
45
                enter = 1; exit = 0; @(posedge clk);
46
                enter = 1; exit = 0; @(posedge clk);
47
                enter = 1; exit = 0; @(posedge\ clk);
48
                enter = \frac{1}{1}; exit = \frac{0}{1};
                                        @(posedge clk);
49
                enter = 1; exit = 0;
                                        @(posedge clk)
50
51
52
53
54
55
56
57
58
                enter = 1; exit = 0;
enter = 1; exit = 0;
                                        @(posedge clk);
                                        @(posedge clk)
                enter = 1;
                            exit = 0;
                                        @(posedge clk)
                enter = 1; exit = 0;
                                        @(posedge clk);
                enter = 1; exit = 0; @(posedge clk);
                enter = 1; exit = 0; @(posedge clk);
                enter = 1; exit = 0;
                                        @(posedge c]k)
                enter = 1; exit = 0;
                                        @(posedge clk);
                            exit = 0;
exit = 0;
                enter =
                                        @(posedge clk);
59
                enter =
                                        @(posedge clk)
60
                enter =
                            exit = 0;
                                        @(posedge clk)
61
                enter = 1; exit = 0; @(posedge clk);
62
                enter = 1; exit = 0; @(posedge clk);
63
                                        @(posedge clk);
                enter = 1; exit = 0;
64
                                        @(posedge c]k)
                enter = 1; exit = 0;
65
                enter = 1; exit = 0;
                                        @(posedge clk);
                enter = 1;
66
                            exit = 0;
                                        @(posedge clk);
                enter = 1;
67
                            exit = 0;
                                        @(posedge clk)
68
                enter = 1;
                            exit = 0;
                                        @(posedge clk)
                enter = 0; exit = 1;
69
70
71
72
73
74
75
                                        @(posedge clk);
                enter = 0; exit = 1;
                                        @(posedge clk);
                enter = 0; exit = 1;
                                        @(posedge clk);
                enter = 0; exit = 1;
                                        @(posedge c]k);
                enter = 0; exit = 1;
enter = 0; exit = 1;
                                        @(posedge clk);
                                        @(posedge clk);
                enter = 0; exit = 1; @(posedge clk);
```

```
enter = 0; exit = 1; @(posedge clk);
76
77
78
79
80
                          enter = 0; exit = 1;
enter = 0; exit = 1;
enter = 0; exit = 1;
                                                                 @(posedge clk);
@(posedge clk);
                                                                 @(posedge clk);
                          enter = 0; exit = 1;
                                                                 @(posedge clk);
                          enter = 0; exit = 1; @(posedge clk);
enter = 0; exit = 1; @(posedge clk);
81
82
83
84
85
86
                          enter = 0; exit = 1; 0(posedge c]k);
                         enter = 0; exit = 1;
                                                                 @(posedge clk);
                                                                 @(posedge clk);
@(posedge clk);
87
                                                                 @(posedge clk);
88
89
                                                                 @(posedge clk);
                          enter = 0; exit = 1; @(posedge clk);
90
                          enter = 0; exit = 1; @(posedge clk);
                          enter = 0; exit = 1; @(posedge clk);
enter = 0; exit = 1; @(posedge clk);
enter = 0; exit = 1; @(posedge clk);
enter = 0; exit = 1; @(posedge clk);
enter = 0; exit = 1; @(posedge clk);
                                                                 @(posedge clk);
91
92
93
94
95
                     $stop;
96
97
               end
98
99
         endmodule
```