```
module FSM (clk, reset, in, enter, exit);
 1
 3
            input logic clk, reset;
input logic [1:0] in;
 4
5
6
7
           output logic enter, exit;
           logic [1:0] ps, ns;
 8
           parameter A = 2'b00;
           parameter B = 2'b10;
parameter C = 2'b01;
10
11
            parameter D = 2'b11;
12
13
            assign enter = \sim in[0] \& \sim in[1] \& \sim ps[0] \& ps[1];
14
           assign exit = ~in[0] & ~in[1] & ps[0] & ~ps[1];
assign ns[0] = in[0];
assign ns[1] = in[1];
15
16
17
18
<u>1</u>9
            always_ff @(posedge clk) begin
20
                if (reset) ps <= A;</pre>
21
                else ps <= ns;</pre>
22
23
24
25
26
27
       endmodule
       module FSM_testbench();
28
29
            logic clk, reset;
logic [1:0] in;
30
            logic enter, exit;
31
32
33
34
            FSM dut (.clk, .reset, .in, .enter, .exit);
            parameter CLOCK_PERIOD = 100;
35
            initial clk = 1;
36
            always begin
37
                #(CLOCK_PERIOD / 2);
38
                clk = \sim clk;
39
            end
40
41
           initial begin
42
                                  @(posedge clk);
43
            reset \leftarrow 1;
                                  @(posedge clk);
44
                                  @(posedge clk);
45
                                  @(posedge clk);
            reset \leftarrow 0;
                                  @(posedge clk);
46
                    (a(posedge c))
in[0] = 0; in[1] = 0;
in[0] = 0; in[1] = 0;
in[0] = 1; in[1] = 0;
in[0] = 1; in[1] = 1;
in[0] = 1; in[1] = 1;
in[0] = 0; in[1] = 1;
in[0] = 0; in[1] = 1;
47
                                                         @(posedge clk);
48
                                                         @(posedge clk);
49
                                                         @(posedge clk);
50
                                                         @(posedge c]k);
51
52
53
54
55
56
57
58
                                                         @(posedge clk)
                                                         @(posedge clk);
                                                         @(posedge clk)
                                                         @(posedge clk);
                                    in[1] = 0;
in[1] = 0;
in[1] = 1;
in[1] = 1;
in[1] = 1;
in[1] = 0;
in[1] = 0;
                     in[<mark>0</mark>]
                             = 0;
                                                         @(posedge clk)
                     in[0]
in[0]
in[0]
in[0]
                             = 0;
                                                         @(posedge clk)
                                                         @(posedge clk)
                             = 0;
                                0;
                             =
                                                         @(posedge clk)
59
                                1;
                                                         @(posedge clk)
                             =
                     in[0] =
60
                                                         @(posedge clk);
                     in[0] = 1;
61
                                                         @(posedge clk);
                    in[0] = 1; in[1] = 0;
in[0] = 0; in[1] = 0;
in[0] = 0; in[1] = 0;
62
                                                         @(posedge clk);
63
                                                         @(posedge clk);
64
                                                         @(posedge clk);
65
                $stop;
66
           end
67
       endmodule
68
69
```