```
module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, GPIO_0);
         output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output_logic_[9:0] LEDR;
 3
 4
         input logic [3:0] KEY;
5
6
7
         input logic [9:0] SW;
         input logic CLOCK_50;
 8
         inout logic [35:0] GPIO_0;
 9
         assign GPIO_0[33:0] = 34'd0;
assign GPIO_0[35] = enter;
10
11
12
         assign GPIO_0[34] = exit;
13
14
         logic a, b, enter, exit, reset;
15
         logic [4:0] counter;
16
17
         assign a = SW[1];
18
         assign b = SW[0]
19
         assign reset = SW[9];
20
21
          // doing the clock
22
23
         logic [31:0] clk;
         parameter which clock = 10;
24
25
         clock_divider cdiv (CLOCK_50, clk);
26
         FSM fsm (.clk(clk[whichClock]), .reset, .in({a, b}), .enter, .exit);
27
28
         up_counter count (.clk(clk[whichClock]), .reset, .enter, .exit, .counter);
29
30
         display disp (.clk(clk[whichClock]), .z(counter), .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .
      HEX5);
32
33
      endmodule
     // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ... module clock_divider (clock, divided_clocks);
34
35
                                     clock;
36
         input logic
37
         output logic
                          [31:0] divided_clocks = 0;
38
39
         always_ff @(posedge clock) begin
40
             divided_clocks <= divided_clocks + 1;</pre>
41
42
43
      endmodule
44
45
      module DE1_SoC_testbench();
46
47
                        CLOCK_50; // 50MHz clock.
48
          logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
49
                 [9:0] LEDR;
[3:0] KEY; // True when not pressed, False when pressed
          logic
50
         logic [9:0] SW;
logic [35:0] GPIO_0;
51
52
53
54
         DE1_SOC dut (.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .
      GPIO_0);
55
56
57
          // Set up the clock.
          parameter CLOCK_PERIOD=100;
58
          initial begin
59
             CLOCK_50 \ll 0;
60
             forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
61
62
         initial begin
63
                                               @(posedge CLOCK_50);
@(posedge CLOCK_50);
64
65
             SW[9] <= 1;
             SW[9] <= 0;
                                               @(posedge CLOCK_50);
66
                                               @(posedge CLOCK_50)
67
68
                            SW[1] \leftarrow 0; SW[0] \leftarrow 0; @(posedge CLOCK_50);
69
                            SW[1] \le 0; SW[0] \le 1; @(posedge CLOCK_50);
                            SW[1] <= 1; SW[0] <= 1; @(posedge CLOCK_50);
SW[1] <= 1; SW[0] <= 0; @(posedge CLOCK_50);
SW[1] <= 0; SW[0] <= 0; @(posedge CLOCK_50);
SW[1] <= 0; SW[0] <= 0; @(posedge CLOCK_50);</pre>
70
71
```

\$stop; // End the simulation.

101 102

103

104

end

endmodule

Project: DE1_SoC