Raspberry Pi

ARM ISA review


EC1718 Chapter 4.1

Dept. of Comp. Arch., UMA, 2017

1

Raspberry Pi


- □ Based on ARM11 (ARMv6) Broadcom BCM2835/BCM2836.
- □ Low Power ARM1176JZ-F Applications Processor
- □ ARM11 is the processor integrated in the first iPhone (also in iPhone 3G).



EC1718 Chapter 4.2

Dept. of Comp. Arch., UMA, 2017

2



Raspberry Pi 3

ARMv8 Cortex A-53 (64 bits)

1.2 GHZ quad-core Raspberry Pi 3

IGB RAM

high-range smartphones Extended GPIO

AUSB ports

Guad Core CPIO

Guad Slot

DIMENSION ASST AGAIN

Guad Core CPIO

Guad Core CPIO

Guad Slot

Full HDMI port

Guad Core CPIO

Guad Slot

Guad Slot

Guad Core CPIO

Guad Slot

Guad Slot

Guad Slot

Guad Slot

Guad Slot

Guad Core CPIO

Guad Slot

Guad Audio

Guad Audio

Guad Audio

Guad Slot

Guad Slot

Guad Slot

Guad Slot

Guad Slot

Guad Slot

Guad Core

Guad Audio

Guad Core

Guad Audio

Guad Core

Guad Audio

G



5


Data Sizes and Instruction Sets

- The ARM is a 32-bit, Load-Store RISC architecture.
- When used in relation to the ARM:
 - Byte means 8 bits
 - Halfword means 16 bits (two bytes)
 - Word means 32 bits (four bytes)
- Most ARM's implement two instruction sets
 - 32-bit ARM Instruction Set
 - 16-bit Thumb Instruction Set
- Jazelle cores can also execute Java bytecode


Processor Modes

- The ARM has seven basic operating modes, used to run user tasks, an operating system, and to efficiently handle exceptions such as interrupts:
 - User: unprivileged mode under which most tasks run
 - FIQ: entered when a high priority (fast) interrupt is raised
 - IRQ: entered when a low priority (normal) interrupt is raised
 - Supervisor : entered on start up or reset and when a Software Interrupt instruction is executed
 - Abort: used to handle memory access violations as a result of fetching instructions or accessing data.
 - Undef: used to handle unknown or illegal instructions
 - System: privileged mode using the same registers as user mode

7



Program Status Registers



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation oVerflowed (the result is not representable in 32 bits (C2))
- Sticky Overflow flag Q flag
 - Architecture 5TE/J only
 - Indicates if saturation has occurred
- J bit
 - Architecture 5TEJ only
 - J = 1: Processor in Jazelle state

- Interrupt Disable bits.
 - I = 1: Disables the IRQ.
 - F = 1: Disables the FIQ.
- T Bit
 - Architecture xT only
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- Mode bits
 - Specify the processor mode

Program Counter (r15)

- When the processor is executing in ARM state:
 - All instructions are 32 bits wide
 - All instructions must be word aligned
 - Therefore the pc value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned)
- When the processor is executing in Thumb state:
 - All instructions are 16 bits wide
 - All instructions must be halfword aligned
 - Therefore the pc value is stored in bits [31:1] with bit [0] undefined (as instruction cannot be byte aligned)
- When the processor is executing in Jazelle state:
 - All instructions are 8 bits wide
 - Processor performs a word access to read 4 instructions at once

Conditional Execution (predicated inst.)

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.
 - This improves code density and performance by reducing the number of forward branch instructions.

```
CMP r3,#0 CMP r3,#0

BEQ skip ADDNE r0,r1,r2

skip
```

 By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". CMP does not need "S".

```
SUBS r1,r1,#1 decrement r1 and set flags

BNE loop if Z flag clear then branch
```

11

Condition Codes

| Mnemonic {cond} | Meaning |
|-----------------|--|
| EQ | (equal) When Z is enabled (Z is 1) |
| NE | (not equal). When Z is disabled. (Z is 0) |
| GE | (greater or equal than, in two's complement). When both V and N are enabled or disabled (V is N) |
| LT | (lower than, in two's complement). This is the opposite of GE, so when V and N are not both enabled or disabled (V is not N) |
| GT | (greather than, in two's complement). When Z is disabled and $\bf N$ and $\bf V$ are both enabled or disabled ($\bf Z$ is $\bf 0$, $\bf N$ is $\bf V$) |
| LE | (lower or equal than, in two's complement). When Z is enabled or if not that, N and V are both enabled or disabled (Z is 1. If Z is not 1 then N is V) |
| MI | (minus/negative) When N is enabled (N is 1) |
| PL | (plus/positive or zero) When N is disabled (N is 0) |
| VS | (overflow set) When V is enabled (V is 1) |
| VC | (overflow clear) When V is disabled (V is 0) |
| HI | (higher) When C is enabled and Z is disabled (C is 1 and Z is 0) |
| LS | (lower or same) When C is disabled or Z is enabled (C is 0 or Z is 1) CS/HS (carry set/higher or same) When C is enabled (C is 1) |
| CS/HS | (carry set/higher or same) When C is enabled (C is 1) |
| CC/LO | (carry clear/lower) When C is disabled (C is 0) |

| Undate ctatue register | cmp inst{s}: adds, subs, ands, |
|------------------------|-----------------------------------|
| Brach (b) cond. | b{cond}: beq, bne, bgt, ble |
| Instruction cond. | inst{cond}: addeq, subne, ldrgt, |

Conditional execution examples

C source code

ARM instructions

```
if (r0 == 0)
{
    r1 = r1 + 1;
}
else
{
    r2 = r2 + 1;
}
```

```
unconditional

CMP r0, #0

BNE else

ADD r1, r1, #1

B end
else

ADD r2, r2, #1
end
...
```

```
conditional

CMP r0, #0

ADDEQ r1, r1, #1

ADDNE r2, r2, #1

...
```

- 5 instructions
- 5 words
- 5 or 6 cycles
- 3 instructions
- 3 words
- 3 cycles


13

Data Processing Instructions

- Consist of :
 - Arithmetic: ADD ADC SUB SBC RSB RSC
 - Logical: AND ORR EOR BIC
 - Comparisons: CMP CMN TST TEQ
 - Data movement: MOV MVN
- These instructions only work on registers, NOT memory.
- Syntax:

```
<Operation>{<cond>}{S} Rd, Rn, Operand2
```

- Comparisons set flags only they do not specify Rd
- Data movement does not specify Rn
- Second operand is sent to the ALU via barrel shifter.



Data Processing Solutions

- 1. MOV r6, #0
- 2. MOVS r7,r7 ; set the flags


RSBMI r7,r7,#0 ; if neg, r7=0-r7

3. ADD r9,r8,r8,LSL #2 ; r9=r8*5

RSB r10,r9,r9,LSL #3 ; r10=r9*7

Immediate constants

- No ARM instruction can contain a 32 bit immediate constant
 - All ARM instructions are fixed as 32 bits long
- The data processing instruction format has 12 bits available for operand2



- 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
- Rule to remember is

"8-bits rotated right by an even number of bit positions"

18

Loading 32 bit constants

- To allow larger constants to be loaded, the assembler offers a pseudoinstruction:
 - LDR rd, =const
- This will either:
 - Produce a **Mov** or **Mvn** instruction to generate the value (if possible).
 - Generate a LDR instruction with a PC-relative address to read the constant from a *literal pool* (Constant data area embedded in the code).
- For example
 - LDR r0,=0xFF => MOV r0,#0xFF ■ LDR r0,=0x55555555 => LDR r0,[PC,#Imm12]LTORG DCD 0x55555555
- This is the recommended way of loading constants into a register

Single register data transfer

```
LDR STR Word

LDRB STRB Byte

LDRH STRH Halfword

LDRSB Signed byte load

LDRSH Signed halfword load
```

- Memory system must support all access sizes
- Syntax:
 - LDR{<cond>}{<size>} Rd, <address>
 - STR{<cond>}{<size>} Rd, <address>

e.g. LDREQB

20

Address accessed

- Address accessed by LDR/STR is specified by a base register with an offset
- For word and unsigned byte accesses, offset can be:
 - An unsigned 12-bit immediate value (i.e. 0 4095 bytes)
 LDR r0, [r1, #8]
 - A register, optionally shifted by an immediate value LDR r0, [r1, r2]
- This can be either added or subtracted from the base register:

```
LDR r0, [r1, #-8]
LDR r0, [r1, -r2, LSL#2]
```

LDR r0, [r1, r2, LSL#2]

- For halfword and signed halfword / byte, offset can be:
 - An unsigned 8 bit immediate value (i.e. 0 255 bytes)
 - A register (unshifted)
- Choice of pre-indexed or post-indexed addressing
- Choice of whether to update the base pointer (pre-indexed only)

```
LDR r0, [r1, #-8]!
```

Load/Store Exercise


Assume an array of 25 words. A compiler associates y with r1. Assume that the base address for the array is located in r2. Translate this C statement/assignment using just three instructions:

```
array[10] = array[5] + y;
```

22

Load/Store Exercise Solution

```
LDR r3, [r2, #20] ; r3 = array[5]
ADD r3, r3, r1 ; r3 = array[5] + y
STR r3, [r2, #40] ; array[5] + y = array[10]
```



Multiply and Divide

- There are 2 classes of multiply producing 32-bit and 64-bit results
- 32-bit versions on an ARM7TDMI will execute in 2 5 cycles

- 64-bit multiply instructions offer both signed and unsigned versions
 - For these instruction there are 2 destination registers

```
[U|S]MULL r4, r5, r2, r3; r5:r4 = r2 * r3
[U|S]MLAL r4, r5, r2, r3; r5:r4 = (r2 * r3) + r5:r4
```

- Most ARM cores do not offer integer divide instructions
 - Division operations will be performed by C library routines or inline shifts

Branch instructions

- Branch: B{<cond>} label
- Branch with Link: BL{<cond>} subroutine_label



- The processor core shifts the offset field left by 2 positions, sign-extends it and adds it to the PC
 - ± 32 Mbyte range
 - How to perform longer branches?

26

ARM Branches and Subroutines B <label> PC relative. ±32 Mbyte range. BL <subroutine> Stores return address in LR Returning implemented by restoring the PC from LR For non-leaf functions, LR will have to be stacked func1 func2 push{regs,lr} push{regs} BL func2 BL func1 pop{regs,lr} pop{regs} BX lr BX lr

Register Usage

Arguments into function Result(s) from function otherwise corruptible (Additional parameters passed on stack) The compiler has a set of rules known as a Procedure Call Standard that determine how to pass parameters to a function (see AAPCS)

(Additional parameters passed on stack)

CPSR flags may be corrupted by function call. Assembler code which links with compiled code must follow the AAPCS at external interfaces

Register variables r7
Must be preserved r8
r9/sb

The AAPCS is part of the new ABI for the ARM Architecture

r9/sb - Stack base r10/s1 - Stack limit

- Stack limit if software stack checking selected

Scratch register (corruptible)

r12

Register

r0

r1


r2

Stack Pointer Link Register Program Counter r13/sp r14/lr r15/pc

- SP should always be 8-byte (2 word) aligned
- R14 can be used as a temporary once value stacked

28

PSR access



- MRS and MSR allow contents of CPSR / SPSR to be transferred to / from a general purpose register or take an immediate value
 - MSR allows the whole status register, or just parts of it to be updated
- Interrupts can be enable/disabled and modes changed, by writing to the CPSR
 - Typically a read/modify/write strategy should be used:

```
MRS r0,CPSR ; read CPSR into r0

BIC r0,r0,#0x80 ; clear bit 7 to enable IRQ (BIt Clear)

MSR CPSR_c,r0 ; write modified value to 'c' byte only
```

• In User Mode, all bits can be read but only the condition flags (_f) can be modified

Addressing modes

| Data addressing mode | ARM | MIPS |
|---|-----|------|
| Register operand | Х | X |
| Immediate operand | Х | X |
| Register + offset (displacement or based) | X | X |
| Register + register (indexed) | X | _ |
| Register + scaled register (scaled) | X | _ |
| Register + offset and update register | Х | _ |
| Register + register and update register | X | _ |
| Autoincrement, autodecrement | X | _ |
| PC-relative data | X | _ |

FIGURE 2.31 Summary of data addressing modes in ARM vs. MIPS. MIPS has three basic addressing modes. The remaining six ARM addressing modes would require another instruction to calculate the address in MIPS.

EC1718 Chapter 4.30

Dept. of Comp. Arch., UMA, 2017

30

ARM assembly language

r1,r2,r3 3 register operands add r1 = r2 - r3Arithmetic 3 register operands subtract SUB r1.r2.r3 r1 = r2 + r3LDR r1, [r2,#20] STR r1, [r2,#20] r1 = Memory[r2 + 20] Word from memory to register store register Memory[r2 + 20] = r1Word from memory to register LDRH r1, [r2,#20] r1 = Memory[r2 + 20] LDRHS r1, [r2,#20] r1 = Memory[r2 + 20] load register halfword Halfword memory to register load register halfword signed Halfword memory to register store register halfword STRH r1, [r2,#20] Memory[r2 + 20] = r1 Halfword register to memory Data $\begin{array}{c|cccc} & LDRB & r1 , & [r2,\#20] & r1 = Memory[r2+20] & \text{Byte from memory to register} \\ LDRBS & r1 , & [r2,\#20] & r1 = Memory[r2+20] & \text{Byte from memory to register} \\ \end{array}$ load register byte transfer load register byte signed STRB r1, [r2,#20] Memory[r2 + 20] = r1 SWP r1, [r2,#20] r1 = Memory[r2 + 20 store register byte Byte from register to memory r1 = Memory[r2 + 20], Atomic swap register and memory Memory[r2 + 20] = r1MOV r1, r2 AND r1, r2, r3 mov r1 = r2 Copy value into register r1 = r2 & r3 and Three reg. operands; bit-by-bit AND or ORR r1, r2, r3 r1 = r2 | r3 Three reg. operands; bit-by-bit OR MVN r1, r2 LSL r1, r2, #10 Two reg. operands; bit-by-bit NOT not Logical logical shift left (optional r1 = r2 << 10 Shift left by constant operation) logical shift right (optional operation) LSR r1, r2, #10 Shift right by constant r1 = r2 >> **10** CMP r1, r2 cond. flag = r1 - r2Compare for conditional branch compare branch on EQ, NE, LT, LE, GT, BEQ 25 if (r1 == r2) go to PC + 8 + 100 Conditional Test: PC-relative Conditional GE, LO, LS, HI, HS, VS, VC, MI, PL branch (always) go to PC + 8 + 10000 Unconditional For procedure call branch and link BL 2500 r14 = PC + 4; go to PC + 8 + 10000 EC1718 Chapter 4.31

Dept. of Comp. Arch., UMA, 2017

ARM vs MIPS

| | Instruction name | ARM | MIPS |
|-------------------|-------------------------------|--------------------|---------------|
| | Add | ADD | addu, addiu |
| | Add (trap if overflow) | ADDS; SWIVS | add |
| | Subtract | SUB | subu |
| | Subtract (trap if overflow) | SUBS; SWIVS | sub |
| | Multiply | MUL | mult, multu |
| | Divide | <u> </u> | div, divu |
| | And | AND | and |
| Register-register | Or | ORR | or |
| | Xor | EOR | xor |
| | Load high part register | MOVT | lui |
| | Shift left logical | LSL ¹ | sllv, sll |
| | Shift right logical | LSR ¹ | srlv, srl |
| | Shift right arithmetic | ASR ¹ | srav, sra |
| | Compare | CMP, CMN, TST, TEQ | slt/i, slt/iu |
| | Load byte signed | LDRSB | lb |
| | Load byte unsigned | LDRB | Ibu |
| | Load halfword signed | LDRSH | lh |
| | Load halfword unsigned | LDRH | lhu |
| | Load word | LDR | lw |
| Data transfer | Store byte | STRB | sb |
| | Store halfword | STRH | sh |
| | Store word | STR | sw |
| | Read, write special registers | MRS, MSR | move |
| | Atomic Exchange | SWP, SWPB | II;sc |

EC1718 Chapter 4.32

Dept. of Comp. Arch., UMA, 2017

32

Examples: MIPS vs ARM

| lw \$1, dato(\$0) | ldr r2, =dato ldr r1, [r2] | // cargar dirección de dato en r2 // cargar dir de mem apuntada por r2 en r1 |
|------------------------------------|---|--|
| sw \$1, dato(\$0) | ldr r2, =dato str r1, [r2] | // cargar dirección de dato en r2 // guardar en dir de mem apuntada por r2, r1 |
| add \$1, \$2, \$3 (sub) | add r1, r2, r3 (sub) | |
| addi \$1, \$2, 1 | add r1, r2, #1 | |
| sll \$1, \$2, 4 | mov r1, r2, LSL #4 | // desplazamiento lógico a izq. 4 bits de r2 a r1 |
| sra \$1, \$2, 2 srl \$1, \$2, 2 | mov r1, r2, ASR #2 mov r1, r2, LSR #2 add r1, r1, r1,LSL #1 | // desplazamiento aritmético a drch.2 bits de r2 a r1 // desplazamiento lógico a drch. 2 bits de r2 a r1 // r1 \leftarrow r1 + (r1 $<$ 1) = $3*r1$ (multiplicar por 3) |
| j dir | b dir | // salta a la dirección dir |
| jal fun | bl fun | // salta a fun y guarda dir. sig. instrc. en reg. lr |
| jr \$ra | bx Ir | // salta a la dir. almacenada en lr (dir. retorno) |
| beq \$1, \$2, dir (bne) | cmp r1, r2 beq dir (bne) | // compara r1 y r2 (r1-r2) cargando flag Z. // mira flag Z, si Z=1 salta // (mira flag Z, si Z=0 salta) |

EC1718 Chapter 4.33

Dept. of Comp. Arch., UMA, 2017

Other examples of ARM vs. MIPS

| Stack management | | |
|---|------------------------------|--|
| addi \$sp, \$sp, -4 sw \$ra, 0(\$sp) | push {Ir} | // salvar contenido de un registro (lr) en pila. Se pueden almacenar varios a la vez {r1, r2, r3, r4} |
| lw \$ra, 0(\$sp) addi \$sp, \$sp, 4 | pop {lr} | // sacar contenido de pila y meterlo en un registro (lr). Se puede hacer con varios rg. {r1, r2, r3, r4} |
| Loop control when | a counter reaches 0 | |
| addi \$8, \$8, -1 beq \$8, \$0, exit | adds r8, r8, #-1 beq exit | // decrementa r8 y guarda estado en flags (Z) // mira flag Z, si Z=1 salta (Z cargado en adds) |
| | | |
| Auto-increment ope | eration to traverse datas | tructures |

EC1718 Chapter 4.34

Dept. of Comp. Arch., UMA, 2017