

DEPARTMENT OF ELECTRICAL ENGINEERING, IIT BOMBAY

EE 344: Electronic Design Lab

Final Project Report

Digital Equalizer

Group Number: BT11

CHANDAN KUMAR(16D070061)
SAARTHAK KAPSE(16D070041)

By prof Siddharth Tallur

05.05.2019(Sunday)

Contents 1 Abstract 2 2 Introduction 2 2.1 Background and Motivation 2 2.2 Project Goals 2 2.3 Design: Overview 2 3. Concept 3 3.1 basics 3 3.2 Theory 3 3.3 Table for frequency ranges 5

4. Conclusion 11

4.1	Results	11	
4.2	Problem we faced	1	11
4.3	Suggestions for Future work		. 11

3.3 Circuit5

5. Appendix 12

1 Abstract

Recent history has seen significant trend towards digitalization. It has become necessary for engineers accustomed to perform the digital tasks that have traditionally been accomplished in analog. Digital control audio equalizer has been one of the tasks. Our project begins by discussing the needs for equalization and sound quality advantages offers for multi-media systems. Digital equalizer can be designed, tested and modified. The report is to show the advantage of digital equalization over analog like easy verification, it's flexibility, it's reliability and superior sound quality.

2 Introduction

2.1 Background and Motivation:

- 1. To change the sound profiling and genre of music in favor of listener taste.
- 2. It is practically useful to adjust the sound of speaker(person).
- 3. Differentiate between female and male voice: The speech of adult male will have a fundamental frequency from 85 to 180 Hz, and that of a adult female from 165 to 255 Hz

2.2 Project Goals:

Goal of our project is to make digital equalizer using analog filters and digital potentiometer with frequency range from 0 Hz to 20,000 Hz.

2.3 Design: Overview:

For Designing digital equalizer we proceed by making 6 band audio equalizer (ie, filters) having 1 low pass filter, 4 band pass filter of their respective frequencies range and 1 high pass filter to filter out our required sound. Used inverting amplifier to control the gain of each components(frequency bands). Feedback of this inverting amplifier being the digital potentiometer. Basically, Digital potentiometer was used to control the gain of each filter separately from 0 to 10 (the range of the gain). Digital pot will be controlled by Tiva-c launchpad (from texas instrument) and this will be connected to Pc/Laptop via usb. We have chosen band of six filters to be approximately equidistant on the logarithmic scale of frequencies from 20Hz to 20 KHz.

3. Concept

3.1 basics:

In low frequency applications (frequency up to 50-kHz), filters are generally constructed using simple Resistor-Capacitor networks, These filters are function of frequency.

A Low Pass Filter is a circuit that reject all unwanted high frequencies of an electrical signal and pass only those signals wanted by the circuits designer. It only allows low frequency signals from 0Hz to its cut-off frequency fc to pass while blocking any higher frequency. Cut off frequency in our case is 50Hz.

High Pass Filter – The high pass filter only allows high frequency signals from its $\operatorname{cut-off}$ frequency(fc) and higher to infinity to pass through while blocking any lower frequency.

Band Pass Filter – The band pass filter allows signals within a certain frequency band to pass through while blocking both the lower and higher frequencies on either side of this frequency band.

3.2 Theory;

Equation for low pass filter circuit transfer function is $\frac{1}{1+jR\omega C}$

Cut off frequency(fc) can and it's phase shift(Φ) is given as

*
$$f_c = \frac{1}{2\pi RC}$$
 $\Phi = -\arctan(2\pi fRC)$

Equation for high pass filter circuit transfer function is $\frac{R}{R+j\omega C}$

Cut off frequency(fc) can and it's phase shift(Φ) is given as


*
$$f_c = \frac{1}{2\pi RC}$$
 $\Phi = \arctan(\frac{1}{2\pi fRC})$

Equation for band pass filter circuit transfer function is


$$f_{cl} = \frac{1}{2\pi R_1 C_1}$$
 $f_{ch} = \frac{1}{2\pi R_2 C_2}$

Center frequency can be calculated as $f_0 = \sqrt{fcl * fch}$


Bandwidth of any band pass filter can be calculated as BW = ($f_{\rm ch}$ - $f_{\rm cl}$)



Low pass filter gain vs frequency plot



Band pass filter gain vs frequency plot



High pass filter gain vs frequency plot

 * Note-- RC values can be calculated from fc equation. EE 344 : EDL Final Report


3.3 Table for frequency ranges:

Filters	3db Frequency (HZ)	Center frequency (Hz)	Bandwidth (Hz)
HPF	10400		-
BPF4	1500-10400	3950	8900
BPF3	385-2600	1000	2215
BPF2	120-800	310	680
BPF1	50-320	126.5	270
LPF	50		50

3.4 Circuit:


Block Diagram of circuit:-

Here R=10k




EE 344 : EDL Final Report


LPF:-



HPF:-




BPF:-




EE 344 : EDL Final Report

Amplifier:-



Opamp Summer:-



Filter	R1	C1	R2	C2
BPF1	678k	0.0047uF	821k	560pF
BPF2	594k	0.0022uF	713k	270pF
BPF3	185k	0.0022uF	213k	270pF
BPF4	48k	0.0022uF	57k	270pF

EE 344 : EDL Final Report

Filter	R1	C1	R_1	R_2
LPF	33k	0.01uF	1.2	8.2
HPF	15.9k	0.001u	5.6k	1.2k

3.5 Code:

Code for digital potentiometer control is

Acknowledgment-Shashank

```
#include <stdint.h>
#include <stdlib.h>
#include "TM4C123GH6PM.h"
#define SSI0_SR_R (*((volatile unsigned long *)0x4000800C))
```

```
#define SSIO CPSR R
                          (*((volatile unsigned long *)0x40008010))
#define SSIO CC R
                         (*((volatile unsigned long *)0x40008FC8))
#define SSI CR0 SCR M
                            0x0000FF00 // SSI Serial Clock Rate
#define SSI CR0 SPH
                           0x00000080 // SSI Serial Clock Phase
#define SSI CR0 SPO
                           0x00000040 // SSI Serial Clock Polarity
                            0x00000030 // SSI Frame Format Select
#define SSI CR0 FRF M
#define SSI_CR0_FRF_MOTO
                               0x00000000 // Freescale SPI Frame Format
#define SSI CRO DSS M
                            0x0000000F // SSI Data Size Select
#define SSI CR0 DSS 8
                           0x00000007 // 8-bit data
                          0x00000004 // SSI Master/Slave Select
#define SSI CR1 MS
#define SSI CR1 SSE
                          0x00000002 // SSI Synchronous Serial Port Enable
                          0x00000004 // SSI Receive FIFO Not Empty
#define SSI_SR_RNE
                          0x00000002 // SSI Transmit FIFO Not Full
#define SSI SR TNF
#define SSI SR TFE
                          0x00000001 // SSI Transmit FIFO Empty
                                0x000000FF // SSI Clock Prescale Divisor
#define SSI CPSR CPSDVSR M
                           0x000000F // SSI Baud Clock Source
#define SSI CC CS M
#define SSI CC CS SYSPLL
                              0x00000000 // Either the system clock (if the
PLL bypass is in effect) or the
                      // PLL output (default)
                              (*((volatile unsigned long *)0x400FE104))
#define SYSCTL RCGC1 R
                              (*((volatile unsigned long *)0x400FE108))
#define SYSCTL RCGC2 R
                               0x00000010 // SSI0 Clock Gating Control
#define SYSCTL_RCGC1_SSI0
                                 0x00000001 // port A Clock Gating Control
#define SYSCTL RCGC2 GPIOA
#define APINT R
                         (*((volatile unsigned long *)0xE000ED0C))
void ssi Init(void);
void timer0A_delayMs(int ttime);
void ss pd0(int c0);
void ss_pd1(int c1);
void ss pd2(int c2);
void ss pd3(int c3);
void ss_pd6(int c6);
void ss pd7(int c7);
int i=0,r0_pd0,r1_pd1,r2_pd2,r3_pd3,r6_pd6,r7_pd7;
int main(void){
 ssi Init();
  volatile unsigned long delay;
  /****** PD 0, 1, 2, 3, 6, 7***********/
 SYSCTL RCGC2 R \mid = 0x000000008;
                                    //enable clock
                                 //delay needed for above to finish
  delay = SYSCTL_RCGC2_R;
  GPIO PORTD CR R = 0xCF;
                                  //enable writing in it
  GPIO_PORTD_AMSEL_R &= 0x30;
                                      //disable analog
  GPIO PORTD PCTL R = 0x00;
                                   //regular digital
```

```
GPIO_PORTD_DIR_R = 0xCF;
                                // output
 GPIO_PORTD_AFSEL_R &= 0x30;
                                    //disable alt function
 GPIO PORTD DEN R = 0xCF;
                                 //enable digital function
 GPIO PORTD DATA R = 0xCF;
 while(1)
   ss pd0(1); //HPF
   ss pd1(1); //BPF4
   ss pd2(1); //BPF3
   ss pd3(255); //BPF2
   ss_pd6(255); //BPF1
   ss_pd7(1); //LPF
 }
void ssi Init(void){
volatile unsigned long delay2;
SYSCTL RCGC1 R |= SYSCTL RCGC1 SSI0; // activate SSI0
SYSCTL_RCGC2_R |= SYSCTL_RCGC2_GPIOA; // activate port A
GPIO_PORTA_AFSEL_R = 0x3C;
                                   // enable alt funct on PA2,3,5
                   // configure PA2,3,5 as SSI
 GPIO_PORTA_PCTL_R = (GPIO_PORTA_PCTL_R & 0xFF0000FF)+0x00222200;
 GPIO PORTA DEN R \mid = 0x3C; // enable digital I/O on PA2,3,4,5
 GPIO_PORTA_AMSEL_R &= ~0x3C;
                                     // disable analog functionality on
PA2,3,5,6,7
                                 // disable SSI
 SSIO CR1 R &= ~SSI CR1 SSE;
SSIO CR1 R &= ~SSI CR1 MS;
                                 // master mode
                   // configure for system clock/PLL baud clock source
SSIO CC R = (SSIO CC R&~SSI CC CS M)+SSI CC CS SYSPLL;
                   // clock divider for 2 MHz SSIClk (16 MHz PIOSC/2)
SSIO CPSR R = (SSIO CPSR R&~SSI CPSR CPSDVSR M)+2;
SSIO_CRO_R \&= \sim (SSI_CRO_SCR_M \mid //SCR = 0 (2 Mbps data rate)
        SSI CRO SPH |
                          // SPH = 0
        SSI CRO SPO);
                          // SPO = 0
                   // FRF = Freescale format
SSIO CRO R = (SSIO CRO R&~SSI CRO FRF M)+SSI CRO FRF MOTO;
                   // DSS = 16-bit data
SSIO CRO R = (SSIO CRO R&~SSI CRO DSS M)+SSI CRO DSS 16;
SSIO CR1 R |= SSI CR1 SSE;
                               // enable SSI
}
void ss_pd0(int c0)
```

```
GPIO PORTD DATA R &= \sim(0x01);
 SSIO_DR_R = c0;
 while((SSI0_SR_R & 0x01)==0x00){}; // wait until data has finished
transmitting
 timer0A delayMs(10);
 GPIO PORTD DATA R |= 0x01;
void ss pd1(int c1)
 GPIO PORTD DATA R &= \sim(0x02);
 SSIO DR R = c1;
 while((SSI0 SR R & 0x01)==0x00){}; // wait until data has finished
transmitting
 timer0A delayMs(10);
 GPIO PORTD DATA R |= 0x02;
}
void ss pd2(int c2)
 GPIO PORTD DATA R &= \sim(0x04);
 SSIO DR R = c2;
 while((SSI0 SR R & 0x01)==0x00){}; // wait until data has finished
transmitting
 timer0A delayMs(10);
  GPIO PORTD DATA R |= 0x04;
}
void ss_pd3(int c3)
{
 GPIO PORTD DATA R &= \sim(0x08);
 SSIO DR R = c3;
 while((SSI0 SR R & 0x01)==0x00){}; // wait until data has finished
transmitting
 timer0A delayMs(10);
 GPIO PORTD DATA R |= 0x08;
void ss_pd6(int c6)
  GPIO PORTD DATA R &= \sim(0x40);
 SSIO DR R = c6;
 while((SSI0_SR_R & 0x01)==0x00){}; // wait until data has finished
transmitting
  timer0A delayMs(10);
 GPIO_PORTD_DATA_R = 0x40;
```

```
void ss_pd7(int c7)
  GPIO PORTD DATA R &= \sim(0x80);
 SSIO DR R = c7;
 while((SSI0 SR R & 0x01)==0x00){}; // wait until data has finished
transmitting
 timer0A_delayMs(10):
  GPIO PORTD DATA R |= 0x80;
}
void timer0A_delayMs(int ttime)
 int i;
 SYSCTL RCGCTIMER R |= 1; /* enable clock to Timer Block 0 */
                         /* disable Timer before initialization */
 TIMERO CTL R = 0;
 TIMER0 CFG_R = 0x04;
                           /* 16-bit option */
 TIMERO TAMR R = 0x02;
                            /* periodic mode and down-counter */
 TIMERO TAILR R = 16000 - 1; /* Timer A interval load value register */
 TIMERO ICR R = 0x1;
                          /* clear the TimerA timeout flag*/
 TIMERO_CTL_R |= 0x01; /* enable Timer A after initialization */
 for(i = 0; i < ttime; i++) { while ((TIMER0_RIS_R & 0x1) == 0); /* wait for
TimerA timeout flag */
   TIMERO ICR R = 0x1; /* clear the TimerA timeout flag */ }
                                                                    }
```

EE 344 : EDL Final Report

4 Conclusion:

4.1 Results:

- 1. Bass: We got bass at our output (Speaker/earphone) When we amplified the 1st and 2nd band pass filter of frequencies ranges 50 Hz 120Hz and 12 Hz-385 Hz respectively only.
- 2. Only instrumental sound: Since, Fundamental frequency of most of the instruments lies between 400 Hz to 4 KHz. We did hear the sound of instruments when 3rd and 4th band pass filter were amplified only. For more detail:

https://docs.google.com/spreadsheets/d/1JDkWlz62iOTgQhlCyl07U2Bhliu1yrkgU3AIqtTI_qI/edit?usp=sharing

3. Only voice sound: `Normal vocal sound of human are of frequency range 85 Hz to 255 Hz. So, we were able to hear the sound of the person singing.

4.2 Problems faced:

- 1. During making the inverting amplifier it was somehow showing the offset on Ua741 op-amp. so, we moved to TL071.
- 2. LPF and HPF gain was not equal to 1. So, we added an extra resistor at feedback.
- 3. On completion of analog it was giving some noise because of wire looping and stereo input jack.
- 4. Since, Output of filters was not coming correctly at our initial resistor and capacitor value calculated. We had to adjust accordingly. So, that it can give our desired output value at different frequencies.

4.3 Suggestions for Future work:

1. Gui:

We can implement gui based digital equalizer for easy control of the digital pots instead of changing the value of resistor of digital pots in laptop.


EE 344 : EDL Final Report

2. Higher order filter:

We can implement higher order filters for more feathering of the Sound Like reverse sound, rotating sound, high tone, low tone and 3-D sounds genres.

5 Appendix:

Our Final circuit on breadboard looked something like this:



End report