

Assignment-M3

Digital Logic Design

Digital System Design:

Adder-Subtractor:

1. Derive the **truth-table** and corresponding **output expressions (POS)** of **Sum (S)** and **Carry (C_{out})** of a **Half-Adder** having **inputs A and B**. For the derived expression, design the combinational logic circuit using **basic logic gates**.
 - a. Use the above logic circuit to redesign the **Half-Adder** using only NAND gates.
 - b. Use the above logic circuit to redesign the **Half-Adder** using only NOR gates.
2. Derive the **truth-table** and corresponding **output expressions (POS)** of **Sum (S)** and **Carry_{out} (C_{out})** of a **Full-Adder** having **inputs A, B** and previous input stage carry, **Carry_{in} (C_{in})**. For the derived expression, design the combinational logic circuit using **basic logic gates**.
3. Derive the **truth-table** and corresponding **output expressions (POS)** of **Difference (D)** and **Borrow (B)** of a **Half-Subtractor** having **inputs A and B**. For the derived expression, design the combinational logic circuit using **basic logic gates**.
 - a. Use the above logic circuit to redesign the **Half-Subtractor** using only NAND gates.
 - b. Use the above logic circuit to redesign the **Half-Subtractor** using only NOR gates.
4. Derive the **truth-table** and corresponding **output expressions (POS)** of **Difference, (D)** and **Borrow, (B_{out})** of a **Full-Subtractor** having inputs **A, B** and previous **input stage Borrow, (Z_{in})**. For the derived expression, design the combinational logic circuit using **basic logic gates**.
5. Design a Full Adder using Half Adder Blocks.
6. Design a 3 Bit Parallel Adder using Full Adder Blocks.

Magnitude Comparators:

1. Design a **1 bit Magnitude Comparator**. State how many **input and output terminals** your device will have with **proper markings in a block diagram**. For your design show the **truth table**, derive **SOP output expressions** and draw **combinational logic diagram**.
2. Design a **2 bit Magnitude Comparator**. State how many **input and output terminals** your device will have with **proper markings in a block diagram**. For your design show the **logic expressions that you have used to connect the 1 bit magnitude comparator blocks** and draw **combinational logic diagram**.
3. Design a **3 bit Magnitude Comparator** using **1 bit Magnitude comparator blocks**. State how many **input and output terminals** your device will have with **proper markings in a block diagram**. For your design show the **logic expressions that you have used to connect the 1 bit magnitude comparator blocks to create your 3 bit block diagram**.
4. Design a **4 bit Magnitude Comparator** using **1 bit Magnitude comparator blocks**. State how many **input and output terminals** your device will have with **proper markings in a block diagram**. For your design show the **logic expressions that you have used to connect the 1 bit magnitude comparator blocks to create your 4 bit block diagram**.

Complex Digital System Design:

- a) You are hired to design a system that can be used in a safety push button lock device. There will be three buttons for example **A, B and C**. If **odd number of inputs** are pressed, the lock mechanism opens. In any other case the lock mechanism remains closed. If any of **two buttons** is pressed simultaneously, **an alarm sounds**. Let's say **X** is the lock mechanism **and Y** is the alarm that makes the sound,
 - i) construct a truth-table for the system and
 - ii) find the minimized output expression using Boolean algebra or k-map
 - iii) draw the logic diagram for the system.

Assignment-M3

Digital Logic Design

- b) In a departmental store hired you to design a cash register, operated by four personnel- the store manager (A), the assistant manager (B), the cashier (C) and the chief accountant (D). At least two of these personnel must be present, along with the cashier, for the register to unlock. Design a logic system that can perform this operation. For your design, show the truth-table, write the simplified output expression and a draw logic diagram.
- construct a truth-table for the system and
 - find the minimized output expression using Boolean algebra or k-map
 - draw the logic diagram for the system
- c) You are hired to design a fire alarm system for a duplex house. The fire sensors are A in ground floor and B in the top floor. The Alarm is Y. The fire alarm turns on if fire is detected either on the first or second floor or both floors together.
- Construct a truth-table for the system
 - Find the minimized output expression using Boolean algebra or k-map
 - Draw the logic diagram for the system
 - Draw the system using universal NAND Gates

Number System:

- Convert** the following.
 - $(1001.1101)_2 = (???)_{10}$
 - $(0.653)_{10} = (???)_2$
 - $(125.5679)_{10} = (???)_2$
 - $(362.255)_{10} = (???)_8$
 - $(10110.0011001)_2 = (???)_8$
 - $(2365.4569)_{10} = (???)_{16}$
 - $(10010.111001)_2 = (???)_{16}$
 - $(10010011+01101100)_{BCD} = (???)_{10}$
 - $(51)_{10} = (???)_{BCD}$
- Perform** the following **arithmetic operation** for each of the following **binary number**. Also **show for each of them** that **their decimal equivalent arithmetic operations provide similar result**.
 - $10001X0110$
 - $10011+11100$
- Convert the following from binary to gray: (show the conversion process in detail)**

a. 10110011	b. 101011111
c. 010010	d. 0101
- Convert the following from gray to binary: (show the conversion process in detail)**

e. 00110	f. 11001
g. 1001	h. 1100101
i. 0010100	j. 101101
- Assuming 8-bit number**, find the decimal number in
 - Sign magnitude**,
 - 1's complement** and
 - 2's complement**For the following numbers:
 - 23
 - 52
 - 38
 - 44
 - 63
 - +31
- Perform BCD(Binary Coded Decimal) addition of Decimal Numbers
 - 12 and 16
 - 5 and 12
 - 13 and 6
 - 8 and 11

Do not copy from your peers. If you do not understand anything, consult with them or me. Assignments copied will be considered obsolete. Assignment is due on the day you sit for your quiz-3. Keep a copy of your assignment with you for further consultation.