

FC7xxx TRGSEL User Manual

Rev.0.6

Revision History

Revision	Date	Changes
0.1	2023/07/14	Initial release for MCAL V0.1.0
0.3	2023/10/20	Updated for MCAL V0.3.0
0.6	2023/03/29	Updated for MCAL V0.6.0 - Added support for FC7240

Table of Contents

Revision History	2
Table of Contents	3
Chapter 1 TRGSEL Introduction	4
1.1 Requirement Tracing	4
1.2 Hardware Summary	4
Chapter 2 Software Design	5
2.1 File Structure	5
2.2 Macros	5
2.2.1 Macros in Trgsel_Version.h	5
2.2.2 Macros in CDD_Trgsel.h	6
2.2.3 Macros in TrgSel_Drv.h	7
2.2.4 Macros in TrgSel_MemMap.h	8
2.2.5 Macros in TrgSel_Reg.h	8
2.3 Enums	9
2.4 Typedefs	9
2.4.1 Typedefs in TrgSel_Drv.h	9
2.4.2 Typedefs in TrgSel_Types.h	9
2.5 API Functions	38
2.5.1 Functions in CDD_Trgsel.h	38
2.6 Driver Functions	40
2.6.1 Functions in Trgsel_Drv.c	40
2.7 API Sequence Diagram	42
2.7.1 Initializes the TRGSEL hardware components–	42
2.7.2 TrgSel Output Config with Input Soure	42
2.7.3 TrgSel Enable Output Lock	43
Chapter 3 Tresos Configuration Items	44
3.1 Container Inclusion Relation	44
3.2 Containers and Variables	44
3.2.1 IMPLEMENTATION_CONFIG_VARIANT	44
3.2.2 TrgSelConfigSet	44

Chapter 1 TRGSEL Introduction

1.1 Requirement Tracing

The design of this module follows the specifications of the TRGSEL driver specified in AUTOSAR Classic Platform Release 4.6.0.

1.2 Hardware Summary

The TRGSEL Driver provides services for set the TRGSEL OUT with selected TRGSEL INPUT source, e.g.


- VSS
- VDD
- SMISC_SW_TRGx
- TRGSEL_IN
- CMPx_OUT etc

FC7300 series contain four TRGSELS and FC7240 series contain six TRGSELS. So there are six overall configurations of TRGSEL structure for initializing the TRGSEL OUT. In addition, we provide single TRGSEL OUT setting and TRGSEL OUT lock by group. The hardware configured by the TRGSEL driver is TRGSEL.

For the TRGSEL input and output definition, refer to the Chapter 6.11.2 of FC7300 reference manual or Chapter 6.13.2 of FC7240 reference manual.

Chapter 2 Software Design

2.1 File Structure



2.2 Macros

2.2.1 Macros in Trgsel_Version.h

- `#define TRGSEL_VENDOR_ID 174`
- `#define TRGSEL_MODULE_ID 255`
- `#define TRGSEL_AR_RELEASE_MAJOR_VERSION 4`
- `#define TRGSEL_AR_RELEASE_MINOR_VERSION 6`
- `#define TRGSEL_AR_RELEASE_REVISION_VERSION 0`
- `#define TRGSEL_SW_MAJOR_VERSION 0`
- `#define TRGSEL_SW_MINOR_VERSION 6`

- **#define TRGSEL_SW_PATCH_VERSION 0**

2.2.2 Macros in CDD_Trgsel.h

- **#define TRGSEL_E_UNINIT_U8 ((uint8)0x0C)**
API service used without module initialization.
- **#define TRGSEL_E_ALREADY_INITIALIZED_U8 ((uint8)0x0D)**
API service called when the TrgSel driver and the Hardware are already initialized.
- **#define TRGSEL_E_PARAM_VINFO_U8 ((uint8)0x0F)**
API TrgSel_GetVersionInfo is called and the parameter versioninfo is invalid (e.g. NULL).
- **#define TRGSEL_E_PARAM_CONFIG_U8 ((uint8)0x12U)**
API TrgSel_Init service called with wrong parameter.
- **#define TRGSEL_E_INIT_FAILED_U8 ((uint8)0x13U)**
API TrgSel_Init service called with wrong parameter.
- **#define TRGSEL_GETVERSIONINFO_ID_U8 ((uint8)0x17U)**
API service ID for TrgSel_GetVersionInfo function.
- **#define TRGSEL_E_INVALID_REGINDEX_U8 ((uint8)0x18U)**
API TrgSel_ConfigInput service called with wrong parameter registerIndex.
- **#define TRGSEL_E_INVALID_TRGSEL_SEL_U8 ((uint8)0x19U)**
API TrgSel_ConfigInput service called with wrong parameter selection.
- **#define TRGSEL_E_INVALID_TRGSEL_TRIGGER_U8 ((uint8)0x1AU)**
API TrgSel_ConfigInput service called with wrong parameter trigger.
- **#define TRGSEL_E_TRGSEL_LOCKED_U8 ((uint8)0x1BU)**
API TrgSel_ConfigInput service called when register is locked.
- **#define TRGSEL_INIT_ID_U8 ((uint8)0x23U)**
- **#define TRGSEL_TRGSEL_CONFIG_ID_U8 ((uint8)0x54U)**
API service ID for TrgSel_ConfigInput function.
- **#define TRGSEL_TRGSEL_CONFIG_LOCK_U8 ((uint8)0x55U)**
API service ID for TrgSel_TrgMuxConfigLock function.
- **#define TRGSEL_DEINIT_ID_U8 ((uint8)0x56U)**
API service ID for TrgSel_DeInit function.

- `#define TRGSEL_START_SEC_CONFIG_DATA_UNSPECIFIED`
- `#define TRGSEL_STOP_SEC_CONFIG_DATA_UNSPECIFIED`
- `#define TRGSEL_START_SEC_CONFIG_DATA_UNSPECIFIED`
- `#define TRGSEL_STOP_SEC_CONFIG_DATA_UNSPECIFIED`
- `#define TRGSEL_START_SEC_VAR_INIT_UNSPECIFIED`
- `#define TRGSEL_STOP_SEC_VAR_INIT_UNSPECIFIED`
- `#define TRGSEL_START_SEC_CODE`
- `#define TRGSEL_STOP_SEC_CODE`

2.2.3 Macros in TrgSel_Drv.h

- `#define TRGSEL_REGSIZE (4U)`
- `#define TRGSEL_BITS_TO_SHIFT (8U)`
- `#define TRGSEL_SEL_BITFIELDS_REGSIZE (4U)`
- `#define TRGSEL_REG_IDX(trigIndex) ((uint32)((uint32)(trigIndex) / TRGSEL_SEL_BITFIELDS_REGSIZE))`
- `#define TRGSEL_SEL_IDX(trigIndex) ((uint32)((uint32)(trigIndex) % TRGSEL_SEL_BITFIELDS_REGSIZE))`
- `#define TRGSEL_REG_ADDR(trgmuxInstance, regIndex) ((TRGSEL_BASE_ADDR32[trgmuxInstance] + (uint32)(TRGSEL_REGSIZE * (uint32)regIndex))`
- `#define TRGSEL_REG_SEL_MASK(trigIndex) (TRGSEL_SELO_MASK_U32 << (TRGSEL_BITS_TO_SHIFT * (trigIndex)))`
- `#define TRGSEL_READ_LOCK(Unit, RegIdx)`
`((uint32)((uint32)REG_READ32((uint32)(TRGSEL_REG_ADDR(Unit, RegIdx))) & TRGSEL_LK_BIT_MASK_U32))`
- `#define TRGSEL_GET_LOCK(trgmuxInstance, trigIndex) ((TRGSEL_READ_LOCK(trgmuxInstance, trigIndex) == (uint32)TRGSEL_LOCK_EN_U32) ? (TRUE) : (FALSE))`
- `#define TRGSEL_DRV_MAX_IDX 10`
- `#define TRGSEL_INSTANCE0 0`

- `#define TRGSEL_INSTANCE1 1`
- `#define TRGSEL_INSTANCE2 2`
- `#define TRGSEL_INSTANCE3 3`
- `#define TRGSEL_INSTANCE4 4`
- `#define TRGSEL_INSTANCE5 5`
- `#define TRGSEL_START_SEC_CODE`
- `#define TRGSEL_STOP_SEC_CODE`

2.2.4 Macros in TrgSel_MemMap.h

- `#define MEMMAP_ERROR`
Symbol used for checking correctness of the includes. More...

2.2.5 Macros in TrgSel_Reg.h

- `#define TRGSEL0_BASEADDR ((uint32)(0x40062000UL))`
- `#define TRGSEL1_BASEADDR ((uint32)(0x40063000UL))`
- `#define TRGSEL2_BASEADDR ((uint32)(0x40071000UL))`
- `#define TRGSEL3_BASEADDR ((uint32)(0x40072000UL))`
- `#define TRGSEL4_BASEADDR ((uint32)(0x4043B000UL))`
- `#define TRGSEL5_BASEADDR ((uint32)(0x4043C000UL))`
- `#define TRGSEL_SEL0_MASK_U32 ((uint32)(0x0000007FUL))`
- `#define TRGSEL_SEL1_MASK_U32 ((uint32)(0x00007F00UL))`
- `#define TRGSEL_SEL2_MASK_U32 ((uint32)(0x007F0000UL))`
- `#define TRGSEL_SEL3_MASK_U32 ((uint32)(0x7F000000UL))`
- `#define TRGSEL_LK_BIT_MASK_U32 ((uint32)(0x80000000UL))`
- `#define TRGSEL_SEL0_SHIFT_U32 ((uint32)(0U))`

- `#define TRGSEL_SEL1_SHIFT_U32 ((uint32)(8U))`
- `#define TRGSEL_SEL2_SHIFT_U32 ((uint32)(16U))`
- `#define TRGSEL_SEL3_SHIFT_U32 ((uint32)(24U))`
- `#define TRGSEL_LOCK_SHIFT_U32 ((uint32)(31U))`
- `#define TRGSEL_LOCK_EN_U32 ((uint32)(0x80000000UL))`
- `#define TRGSEL_LOCK_DIS_U32 ((uint32)(0U))`

2.3 Enums

N/A

2.4 Typedefs

2.4.1 Typedefs in TrgSel_Drv.h

- `typedef uint32 TrgSel_UnitOutputType`

2.4.2 Typedefs in TrgSel_Types.h

2.4.2.1 TrgSel_OutputType (For FC7300)

Enum	TrgSel_OutputType (For FC7300)
Description	The enum indicates the information of all trigger output encoding.
Diagram	N/A
Data Fields	• <code>TRGSEL0_FTU0_TRG0</code> = 0U, • <code>TRGSEL0_FTU1_TRG0</code> = 1U, • <code>TRGSEL0_FTU2_TRG0</code> = 2U, • <code>TRGSEL0_FTU3_TRG0</code> = 3U, • <code>TRGSEL0_FTU4_TRG0</code> = 4U, • <code>TRGSEL0_FTU5_TRG0</code> = 5U, • <code>TRGSEL0_FTU6_TRG0</code> = 6U, • <code>TRGSEL0_FTU7_TRG0</code> = 7U, • <code>TRGSEL0_FTU8_TRG0</code> = 8U, • <code>TRGSEL0_FTU9_TRG0</code> = 9U, • <code>TRGSEL0_FTU10_TRG0</code> = 10U, • <code>TRGSEL0_FTU11_TRG0</code> = 11U, • <code>TRGSEL0_PTIMER0_TRG0</code> = 12U, • <code>TRGSEL0_PTIMER1_TRG0</code> = 13U, • <code>TRGSEL0_PTIMER2_TRG0</code> = 14U, • <code>TRGSEL0_PTIMER3_TRG0</code> = 15U, • <code>TRGSEL0_FCPIT0_TRG_CH0</code> = 16U, • <code>TRGSEL0_FCPIT0_TRG_CH1</code> = 17U,

- TRGSEL0_FCPIT0_TRG_CH2 = 18U,
- TRGSEL0_FCPIT0_TRG_CH3 = 19U,
- TRGSEL0_FCPIT1_TRG_CH0 = 20U,
- TRGSEL0_FCPIT1_TRG_CH1 = 21U,
- TRGSEL0_FCPIT1_TRG_CH2 = 22U,
- TRGSEL0_FCPIT1_TRG_CH3 = 23U,
- TRGSEL0_AONTIMER0_CLK3 = 24U,
- TRGSEL0_LU0_INPUT0A = 25U,
- TRGSEL0_LU0_INPUT0B = 26U,
- TRGSEL0_LU0_INPUT0C = 27U,
- TRGSEL0_LU0_INPUT0D = 28U,
- TRGSEL0_LU0_INPUT1A = 29U,
- TRGSEL0_LU0_INPUT1B = 30U,
- TRGSEL0_LU0_INPUT1C = 31U,
- TRGSEL0_LU0_INPUT1D = 32U,
- TRGSEL0_LU0_INPUT2A = 33U,
- TRGSEL0_LU0_INPUT2B = 34U,
- TRGSEL0_LU0_INPUT2C = 35U,
- TRGSEL0_LU0_INPUT2D = 36U,
- TRGSEL0_LU0_INPUT3A = 37U,
- TRGSEL0_LU0_INPUT3B = 38U,
- TRGSEL0_LU0_INPUT3C = 39U,
- TRGSEL0_LU0_INPUT3D = 40U,
- TRGSEL0_LU1_INPUT0A = 41U,
- TRGSEL0_LU1_INPUT0B = 42U,
- TRGSEL0_LU1_INPUT0C = 43U,
- TRGSEL0_LU1_INPUT0D = 44U,
- TRGSEL0_LU1_INPUT1A = 45U,
- TRGSEL0_LU1_INPUT1B = 46U,
- TRGSEL0_LU1_INPUT1C = 47U,
- TRGSEL0_LU1_INPUT1D = 48U,
- TRGSEL0_LU1_INPUT2A = 49U,
- TRGSEL0_LU1_INPUT2B = 50U,
- TRGSEL0_LU1_INPUT2C = 51U,
- TRGSEL0_LU1_INPUT2D = 52U,
- TRGSEL0_LU1_INPUT3A = 53U,
- TRGSEL0_LU1_INPUT3B = 54U,
- TRGSEL0_LU1_INPUT3C = 55U,
- TRGSEL0_LU1_INPUT3D = 56U,
- TRGSEL0_ADC0_TRG0 = 57U,
- TRGSEL0_ADC1_TRG0 = 58U,
- TRGSEL0_ADC2_TRG0 = 59U,
- TRGSEL0_ADC3_TRG0 = 60U,
- TRGSEL0_CMP0_SAMPLE_EN = 61U,

- TRGSEL0_CMP1_SAMPLE_EN = 62U,
- TRGSEL0_CMP2_SAMPLE_EN = 63U,
- TRGSEL0_TRGSEL1_INPUT0 = 64U,
- TRGSEL0_TRGSEL1_INPUT1 = 65U,
- TRGSEL0_TRGSEL1_INPUT2 = 66U,
- TRGSEL0_TRGSEL1_INPUT3 = 67U,
- TRGSEL0_TRGSEL1_INPUT4 = 68U,
- TRGSEL0_TRGSEL1_INPUT5 = 69U,
- TRGSEL0_TRGSEL1_INPUT6 = 70U,
- TRGSEL0_TRGSEL1_INPUT7 = 71U,
- TRGSEL0_SDDF0_TRG0 = 72U,
- TRGSEL0_SDDF0_TRG1 = 73U,
- TRGSEL0_SDDF0_TRG2 = 74U,
- TRGSEL0_SDDF0_TRG3 = 75U,
- TRGSEL0_SENT0_CH0TRG = 76U,
- TRGSEL0_SENT0_CH1TRG = 77U,
- TRGSEL0_SENT0_CH2TRG = 78U,
- TRGSEL0_SENT0_CH3TRG = 79U,
- TRGSEL0_SENT1_CH0TRG = 80U,
- TRGSEL0_SENT1_CH1TRG = 81U,
- TRGSEL0_SENT1_CH2TRG = 82U,
- TRGSEL0_SENT1_CH3TRG = 83U,
- TRGSEL1_DMA_CH0 = 84U,
- TRGSEL1_DMA_CH1 = 85U,
- TRGSEL1_DMA_CH2 = 86U,
- TRGSEL1_DMA_CH3 = 87U,
- TRGSEL1_TRGSEL_OUT0 = 88U,
- TRGSEL1_TRGSEL_OUT1 = 89U,
- TRGSEL1_TRGSEL_OUT2 = 90U,
- TRGSEL1_TRGSEL_OUT3 = 91U,
- TRGSEL1_TRGSEL_OUT4 = 92U,
- TRGSEL1_TRGSEL_OUT5 = 93U,
- TRGSEL1_TRGSEL_OUT6 = 94U,
- TRGSEL1_TRGSEL_OUT7 = 95U,
- TRGSEL1_FCUART0_TRGI = 96U,
- TRGSEL1_FCUART1_TRGI = 97U,
- TRGSEL1_FCUART2_TRGI = 98U,
- TRGSEL1_FCUART3_TRGI = 99U,
- TRGSEL1_FCUART4_TRGI = 100U,
- TRGSEL1_FCUART5_TRGI = 101U,
- TRGSEL1_FCUART6_TRGI = 102U,
- TRGSEL1_FCUART7_TRGI = 103U,
- TRGSEL1_FCUART8_TRGI = 104U,
- TRGSEL1_FCUART9_TRGI = 105U,

- TRGSEL1_FCUART10_TRGI = 106U,
- TRGSEL1_FCUART11_TRGI = 107U,
- TRGSEL1_FCUART12_TRGI = 108U,
- TRGSEL1_FCUART13_TRGI = 109U,
- TRGSEL1_FCUART14_TRGI = 110U,
- TRGSEL1_FCUART15_TRGI = 111U,
- TRGSEL1_FCUART16_TRGI = 112U,
- TRGSEL1_FCUART17_TRGI = 113U,
- TRGSEL1_FCSPi0_TRGI = 114U,
- TRGSEL1_FCSPi1_TRGI = 115U,
- TRGSEL1_FCSPi2_TRGI = 116U,
- TRGSEL1_FCSPi3_TRGI = 117U,
- TRGSEL1_FCSPi4_TRGI = 118U,
- TRGSEL1_FCSPi5_TRGI = 119U,
- TRGSEL1_FCSPi6_TRGI = 120U,
- TRGSEL1_FCSPi7_TRGI = 121U,
- TRGSEL1_FCIIC0_TRGI = 122U,
- TRGSEL1_FCIIC1_TRGI = 123U,
- TRGSEL1_RESERVED0 = 124U,
- TRGSEL2_FTU0_FLT0 = 125U,
- TRGSEL2_FTU0_FLT1 = 126U,
- TRGSEL2_FTU1_FLT0 = 127U,
- TRGSEL2_FTU1_FLT1 = 128U,
- TRGSEL2_FTU2_FLT0 = 129U,
- TRGSEL2_FTU2_FLT1 = 130U,
- TRGSEL2_FTU3_FLT0 = 131U,
- TRGSEL2_FTU3_FLT1 = 132U,
- TRGSEL2_FTU4_FLT0 = 133U,
- TRGSEL2_FTU4_FLT1 = 134U,
- TRGSEL2_FTU5_FLT0 = 135U,
- TRGSEL2_FTU5_FLT1 = 136U,
- TRGSEL2_FTU6_FLT0 = 137U,
- TRGSEL2_FTU6_FLT1 = 138U,
- TRGSEL2_FTU7_FLT0 = 139U,
- TRGSEL2_FTU7_FLT1 = 140U,
- TRGSEL2_FTU8_FLT0 = 141U,
- TRGSEL2_FTU8_FLT1 = 142U,
- TRGSEL2_FTU9_FLT0 = 143U,
- TRGSEL2_FTU9_FLT1 = 144U,
- TRGSEL2_FTU10_FLT0 = 145U,
- TRGSEL2_FTU10_FLT1 = 146U,
- TRGSEL2_FTU11_FLT0 = 147U,
- TRGSEL2_FTU11_FLT1 = 148U,
- TRGSEL2_FTU0_TRG1 = 149U,

- TRGSEL2_FTU1_TRG1 = 150U,
- TRGSEL2_FTU2_TRG1 = 151U,
- TRGSEL2_FTU3_TRG1 = 152U,
- TRGSEL2_FTU4_TRG1 = 153U,
- TRGSEL2_FTU5_TRG1 = 154U,
- TRGSEL2_FTU6_TRG1 = 155U,
- TRGSEL2_FTU7_TRG1 = 156U,
- TRGSEL2_FTU8_TRG1 = 157U,
- TRGSEL2_FTU9_TRG1 = 158U,
- TRGSEL2_FTU10_TRG1 = 159U,
- TRGSEL2_FTU11_TRG1 = 160U,
- TRGSEL2_MSC0_INJ0 = 161U,
- TRGSEL2_MSC0_INJ1 = 162U,
- TRGSEL2_MSC1_INJ0 = 163U,
- TRGSEL2_MSC1_INJ1 = 164U,
- TRGSEL3_ISM0_MON0 = 165U,
- TRGSEL3_ISM0_MON1 = 166U,
- TRGSEL3_ISM0_MON2 = 167U,
- TRGSEL3_ISM0_MON3 = 168U,
- TRGSEL3_ISM0_MON4 = 169U,
- TRGSEL3_ISM0_MON5 = 170U,
- TRGSEL3_ISM0_MON6 = 171U,
- TRGSEL3_ISM0_MON7 = 172U,
- TRGSEL3_ISM0_MON8 = 173U,
- TRGSEL3_ISM0_MON9 = 174U,
- TRGSEL3_ISM0_MON10 = 175U,
- TRGSEL3_ISM0_MON11 = 176U,
- TRGSEL3_ISM0_MON12 = 177U,
- TRGSEL3_ISM0_MON13 = 178U,
- TRGSEL3_ISM0_MON14 = 179U,
- TRGSEL3_ISM0_MON15 = 180U,
- TRGSEL3_ISM0_REF0 = 181U,
- TRGSEL3_ISM0_REF1 = 182U,
- TRGSEL3_ISM0_REF2 = 183U,
- TRGSEL3_ISM0_REF3 = 184U,
- TRGSEL3_ISM0_REF4 = 185U,
- TRGSEL3_ISM0_REF5 = 186U,
- TRGSEL3_ISM0_REF6 = 187U,
- TRGSEL3_ISM0_REF7 = 188U,
- TRGSEL3_ISM0_REF8 = 189U,
- TRGSEL3_ISM0_REF9 = 190U,
- TRGSEL3_ISM0_REF10 = 191U,
- TRGSEL3_ISM0_REF11 = 192U,
- TRGSEL3_ISM0_REF12 = 193U,

	• TRGSEL3_ISM0_REF13 = 194U, • TRGSEL3_ISM0_REF14 = 195U, • TRGSEL3_ISM0_REF15 = 196U,
--	--

2.4.2.2 TrgSel_OutputType (For FC7240)

Enum	TrgSel_OutputType (For FC7240)
Description	The enum indicates the information of all trigger output encoding.
Diagram	N/A
Data Fields	• TRGSEL0_TARGET_LU0_INPUT0A = 0U, • TRGSEL0_TARGET_LU0_INPUT0B = 1U, • TRGSEL0_TARGET_LU0_INPUT0C = 2U, • TRGSEL0_TARGET_LU0_INPUT0D = 3U, • TRGSEL0_TARGET_LU0_INPUT1A = 4U, • TRGSEL0_TARGET_LU0_INPUT1B = 5U, • TRGSEL0_TARGET_LU0_INPUT1C = 6U, • TRGSEL0_TARGET_LU0_INPUT1D = 7U, • TRGSEL0_TARGET_LU0_INPUT2A = 8U, • TRGSEL0_TARGET_LU0_INPUT2B = 9U, • TRGSEL0_TARGET_LU0_INPUT2C = 10U, • TRGSEL0_TARGET_LU0_INPUT2D = 11U, • TRGSEL0_TARGET_LU0_INPUT3A = 12U, • TRGSEL0_TARGET_LU0_INPUT3B = 13U, • TRGSEL0_TARGET_LU0_INPUT3C = 14U, • TRGSEL0_TARGET_LU0_INPUT3D = 15U, • TRGSEL0_TARGET_TRGSEL1_INPUT0 = 16U, • TRGSEL0_TARGET_TRGSEL1_INPUT1 = 17U, • TRGSEL0_TARGET_TRGSEL1_INPUT2 = 18U, • TRGSEL0_TARGET_TRGSEL1_INPUT3 = 19U, • TRGSEL0_TARGET_TRGSEL1_INPUT4 = 20U, • TRGSEL0_TARGET_TRGSEL1_INPUT5 = 21U, • TRGSEL0_TARGET_TRGSEL1_INPUT6 = 22U, • TRGSEL0_TARGET_TRGSEL1_INPUT7 = 23U, • TRGSEL0_TARGET_FTU0_TRG0 = 24U, • TRGSEL0_TARGET_FTU1_TRG0 = 25U, • TRGSEL0_TARGET_FTU2_TRG0 = 26U, • TRGSEL0_TARGET_FTU3_TRG0 = 27U, • TRGSEL0_TARGET_FTU4_TRG0 = 28U, • TRGSEL0_TARGET_FTU5_TRG0 = 29U, • TRGSEL0_TARGET_FTU6_TRG0 = 30U, • TRGSEL0_TARGET_FTU7_TRG0 = 31U, • TRGSEL0_TARGET_SENT0_CH0TRG = 32U, • TRGSEL0_TARGET_SENT0_CH1TRG = 33U, • TRGSEL0_TARGET_SENT0_CH2TRG = 34U,

- TRGSEL0_TARGET_SENT0_CH3TRG = 35U,
- TRGSEL0_TARGET_CMP0_SAMPLE_EN = 36U,
- TRGSEL0_TARGET_CMP1_SAMPLE_EN = 37U,
- TRGSEL1_TARGET_DMA_CH0 = 38U,
- TRGSEL1_TARGET_DMA_CH1 = 39U,
- TRGSEL1_TARGET_DMA_CH2 = 40U,
- TRGSEL1_TARGET_DMA_CH3 = 41U,
- TRGSEL1_TARGET_TRGSEL_OUT0 = 42U,
- TRGSEL1_TARGET_TRGSEL_OUT1 = 43U,
- TRGSEL1_TARGET_TRGSEL_OUT2 = 44U,
- TRGSEL1_TARGET_TRGSEL_OUT3 = 45U,
- TRGSEL1_TARGET_TRGSEL_OUT4 = 46U,
- TRGSEL1_TARGET_TRGSEL_OUT5 = 47U,
- TRGSEL1_TARGET_TRGSEL_OUT6 = 48U,
- TRGSEL1_TARGET_TRGSEL_OUT7 = 49U,
- TRGSEL1_TARGET_FCUART0_TRGI = 50U,
- TRGSEL1_TARGET_FCUART1_TRGI = 51U,
- TRGSEL1_TARGET_FCUART2_TRGI = 52U,
- TRGSEL1_TARGET_FCUART3_TRGI = 53U,
- TRGSEL1_TARGET_FCUART4_TRGI = 54U,
- TRGSEL1_TARGET_FCUART5_TRGI = 55U,
- TRGSEL1_TARGET_FCUART6_TRGI = 56U,
- TRGSEL1_TARGET_FCUART7_TRGI = 57U,
- TRGSEL1_TARGET_FCSPI0_TRGI = 58U,
- TRGSEL1_TARGET_FCSPI1_TRGI = 59U,
- TRGSEL1_TARGET_FCSPI2_TRGI = 60U,
- TRGSEL1_TARGET_FCSPI3_TRGI = 61U,
- TRGSEL1_TARGET_FCSPI4_TRGI = 62U,
- TRGSEL1_TARGET_FCSPI5_TRGI = 63U,
- TRGSEL1_TARGET_FCIIC0_TRGI = 64U,
- TRGSEL1_TARGET_FCIIC1_TRGI = 65U,
- TRGSEL2_TARGET_FTU0_FLT0 = 66U,
- TRGSEL2_TARGET_FTU0_FLT1 = 67U,
- TRGSEL2_TARGET_FTU1_FLT0 = 68U,
- TRGSEL2_TARGET_FTU1_FLT1 = 69U,
- TRGSEL2_TARGET_FTU2_FLT0 = 70U,
- TRGSEL2_TARGET_FTU2_FLT1 = 71U,
- TRGSEL2_TARGET_FTU3_FLT0 = 72U,
- TRGSEL2_TARGET_FTU3_FLT1 = 73U,
- TRGSEL2_TARGET_FTU4_FLT0 = 74U,
- TRGSEL2_TARGET_FTU4_FLT1 = 75U,
- TRGSEL2_TARGET_FTU5_FLT0 = 76U,

- TRGSEL2_TARGET_FTU5_FLT1 = 77U,
- TRGSEL2_TARGET_FTU6_FLT0 = 78U,
- TRGSEL2_TARGET_FTU6_FLT1 = 79U,
- TRGSEL2_TARGET_FTU7_FLT0 = 80U,
- TRGSEL2_TARGET_FTU7_FLT1 = 81U,
- TRGSEL2_TARGET_FTU0_TRG1 = 82U,
- TRGSEL2_TARGET_FTU1_TRG1 = 83U,
- TRGSEL2_TARGET_FTU2_TRG1 = 84U,
- TRGSEL2_TARGET_FTU3_TRG1 = 85U,
- TRGSEL2_TARGET_FTU4_TRG1 = 86U,
- TRGSEL2_TARGET_FTU5_TRG1 = 87U,
- TRGSEL2_TARGET_FTU6_TRG1 = 88U,
- TRGSEL2_TARGET_FTU7_TRG1 = 89U,
- TRGSEL2_TARGET_MSC0_INJ0 = 90U,
- TRGSEL2_TARGET_MSC0_INJ1 = 91U,
- TRGSEL2_TARGET_TPU_FLTIN0 = 92U,
- TRGSEL2_TARGET_TPU_FLTIN1 = 93U,
- TRGSEL2_TARGET_TPU_FLTIN2 = 94U,
- TRGSEL2_TARGET_TPU_FLTIN3 = 95U,

- TRGSEL3_TARGET_ISM0_MON0 = 96U,
- TRGSEL3_TARGET_ISM0_MON1 = 97U,
- TRGSEL3_TARGET_ISM0_MON2 = 98U,
- TRGSEL3_TARGET_ISM0_MON3 = 99U,
- TRGSEL3_TARGET_ISM0_MON4 = 100U,
- TRGSEL3_TARGET_ISM0_MON5 = 101U,
- TRGSEL3_TARGET_ISM0_MON6 = 102U,
- TRGSEL3_TARGET_ISM0_MON7 = 103U,
- TRGSEL3_TARGET_ISM0_REF0 = 104U,
- TRGSEL3_TARGET_ISM0_REF1 = 105U,
- TRGSEL3_TARGET_ISM0_REF2 = 106U,
- TRGSEL3_TARGET_ISM0_REF3 = 107U,
- TRGSEL3_TARGET_ISM0_REF4 = 108U,
- TRGSEL3_TARGET_ISM0_REF5 = 109U,
- TRGSEL3_TARGET_ISM0_REF6 = 110U,
- TRGSEL3_TARGET_ISM0_REF7 = 111U,

- TRGSEL4_TARGET_ADC0_TRG0 = 112U,
- TRGSEL4_TARGET_ADC0_TRG1 = 113U,
- TRGSEL4_TARGET_ADC0_TRG2 = 114U,
- TRGSEL4_TARGET_ADC0_TRG3 = 115U,
- TRGSEL4_TARGET_ADC1_TRG0 = 116U,
- TRGSEL4_TARGET_ADC1_TRG1 = 117U,
- TRGSEL4_TARGET_ADC1_TRG2 = 118U,

	• TRGSEL4_TARGET_ADC1_TRG3 = 119U, • TRGSEL4_TARGET_PTIMER0_TRG = 120U, • TRGSEL4_TARGET_PTIMER1_TRG = 121U,
	• TRGSEL5_TARGET_TPU_INT_CH24 = 122U, • TRGSEL5_TARGET_TPU_INT_CH25 = 123U, • TRGSEL5_TARGET_TPU_INT_CH26 = 124U, • TRGSEL5_TARGET_TPU_INT_CH27 = 125U, • TRGSEL5_TARGET_TPU_INT_CH28 = 126U, • TRGSEL5_TARGET_TPU_INT_CH29 = 127U, • TRGSEL5_TARGET_TPU_INT_CH30 = 128U, • TRGSEL5_TARGET_TPU_INT_CH31 = 129U, • TRGSEL5_TARGET_FCPIT0_TRG_CH0 = 130U, • TRGSEL5_TARGET_FCPIT0_TRG_CH1 = 131U, • TRGSEL5_TARGET_FCPIT0_TRG_CH2 = 132U, • TRGSEL5_TARGET_FCPIT0_TRG_CH3 = 133U, • TRGSEL5_TARGET_AONTIMER0_CLK3 = 134U,

2.4.2.3 TrgSel0_SourceType (For FC7300)

Enum	TrgSel0_SourceType (For FC7300)
Description	The enum indicates the information of Trgmux0 trigger input encoding.
Diagram	NULL
Data Fields	• TRGSEL0_SRC_VSS = 0U, • TRGSEL0_SRC_VDD = 1U, • TRGSEL0_SRC_SCM0_SW_TRIG0 = 2U, • TRGSEL0_SRC_SCM0_SW_TRIG1 = 3U, • TRGSEL0_SRC_SCM0_SW_TRIG2 = 4U, • TRGSEL0_SRC_SCM0_SW_TRIG3 = 5U, • TRGSEL0_SRC_TRGSEL_IN0 = 6U, • TRGSEL0_SRC_TRGSEL_IN1 = 7U, • TRGSEL0_SRC_TRGSEL_IN2 = 8U, • TRGSEL0_SRC_TRGSEL_IN3 = 9U, • TRGSEL0_SRC_TRGSEL_IN4 = 10U, • TRGSEL0_SRC_TRGSEL_IN5 = 11U, • TRGSEL0_SRC_TRGSEL_IN6 = 12U, • TRGSEL0_SRC_TRGSEL_IN7 = 13U, • TRGSEL0_SRC_TRGSEL_IN8 = 14U, • TRGSEL0_SRC_TRGSEL_IN9 = 15U, • TRGSEL0_SRC_TRGSEL_IN10 = 16U, • TRGSEL0_SRC_TRGSEL_IN11 = 17U, • TRGSEL0_SRC_TRGSEL_IN12 = 18U, • TRGSEL0_SRC_TRGSEL_IN13 = 19U, • TRGSEL0_SRC_TRGSEL_IN14 = 20U,

- TRGSEL0_SRC_TRGSEL_IN15 = 21U,
- TRGSEL0_SRC_CMP0_OUT = 22U,
- TRGSEL0_SRC_CMP1_OUT = 23U,
- TRGSEL0_SRC_CMP2_OUT = 24U,
- TRGSEL0_SRC_FCPIT0_CH0 = 25U,
- TRGSEL0_SRC_FCPIT0_CH1 = 26U,
- TRGSEL0_SRC_FCPIT0_CH2 = 27U,
- TRGSEL0_SRC_FCPIT0_CH3 = 28U,
- TRGSEL0_SRC_FCPIT1_CH0 = 29U,
- TRGSEL0_SRC_FCPIT1_CH1 = 30U,
- TRGSEL0_SRC_FCPIT1_CH2 = 31U,
- TRGSEL0_SRC_FCPIT1_CH3 = 32U,
- TRGSEL0_SRC_AONTIMER0_TRGO = 33U,
- TRGSEL0_SRC_FTU0_RELOAD_TRG = 34U,
- TRGSEL0_SRC_FTU0_MATCH_TRG = 35U,
- TRGSEL0_SRC_FTU1_RELOAD_TRG = 36U,
- TRGSEL0_SRC_FTU1_MATCH_TRG = 37U,
- TRGSEL0_SRC_FTU2_RELOAD_TRG = 38U,
- TRGSEL0_SRC_FTU2_MATCH_TRG = 39U,
- TRGSEL0_SRC_FTU3_RELOAD_TRG = 40U,
- TRGSEL0_SRC_FTU3_MATCH_TRG = 41U,
- TRGSEL0_SRC_FTU4_RELOAD_TRG = 42U,
- TRGSEL0_SRC_FTU4_MATCH_TRG = 43U,
- TRGSEL0_SRC_FTU5_RELOAD_TRG = 44U,
- TRGSEL0_SRC_FTU5_MATCH_TRG = 45U,
- TRGSEL0_SRC_FTU6_RELOAD_TRG = 46U,
- TRGSEL0_SRC_FTU6_MATCH_TRG = 47U,
- TRGSEL0_SRC_FTU7_RELOAD_TRG = 48U,
- TRGSEL0_SRC_FTU7_MATCH_TRG = 49U,
- TRGSEL0_SRC_FTU8_MATCH_TRG = 50U,
- TRGSEL0_SRC_FTU9_MATCH_TRG = 51U,
- TRGSEL0_SRC_FTU10_MATCH_TRG = 52U,
- TRGSEL0_SRC_FTU11_MATCH_TRG = 53U,
- TRGSEL0_SRC_LU0_OUT0A = 54U,
- TRGSEL0_SRC_LU0_OUT1A = 55U,
- TRGSEL0_SRC_LU0_OUT2A = 56U,
- TRGSEL0_SRC_LU0_OUT3A = 57U,
- TRGSEL0_SRC_LU0_OUT0B = 58U,
- TRGSEL0_SRC_LU0_OUT1B = 59U,
- TRGSEL0_SRC_LU0_OUT2B = 60U,
- TRGSEL0_SRC_LU0_OUT3B = 61U,
- TRGSEL0_SRC_LU1_OUT0A = 62U,
- TRGSEL0_SRC_LU1_OUT1A = 63U,
- TRGSEL0_SRC_LU1_OUT2A = 64U,

- TRGSEL0_SRC_LU1_OUT3A = 65U,
- TRGSEL0_SRC_LU1_OUT0B = 66U,
- TRGSEL0_SRC_LU1_OUT1B = 67U,
- TRGSEL0_SRC_LU1_OUT2B = 68U,
- TRGSEL0_SRC_LU1_OUT3B = 69U,
- TRGSEL0_SRC_PTIMER0_ADCCH0_TRG = 70U,
- TRGSEL0_SRC_PTIMER0_PULSE = 71U,
- TRGSEL0_SRC_PTIMER1_ADCCH0_TRG = 72U,
- TRGSEL0_SRC_PTIMER1_PULSE = 73U,
- TRGSEL0_SRC_PTIMER2_ADCCH0_TRG = 74U,
- TRGSEL0_SRC_PTIMER2_PULSE = 75U,
- TRGSEL0_SRC_PTIMER3_ADCCH0_TRG = 76U,
- TRGSEL0_SRC_PTIMER3_PULSE = 77U,
- TRGSEL0_SRC_RTC_ALARM = 78U,
- TRGSEL0_SRC_RTC_SECOND = 79U,
- TRGSEL0_SRC_ADC0_COCO0 = 80U,
- TRGSEL0_SRC_ADC0_COCO1 = 81U,
- TRGSEL0_SRC_ADC1_COCO0 = 82U,
- TRGSEL0_SRC_ADC1_COCO1 = 83U,
- TRGSEL0_SRC_ADC2_COCO0 = 84U,
- TRGSEL0_SRC_ADC2_COCO1 = 85U,
- TRGSEL0_SRC_ADC3_COCO0 = 86U,
- TRGSEL0_SRC_ADC3_COCO1 = 87U,
- TRGSEL0_SRC_GPIOA_TRG = 88U,
- TRGSEL0_SRC_GPIOB_TRG = 89U,
- TRGSEL0_SRC_GPIOC_TRG = 90U,
- TRGSEL0_SRC_GPIOD_TRG = 91U,
- TRGSEL0_SRC_GPIOE_TRG = 92U,
- TRGSEL0_SRC_GPIOF_TRG = 93U,
- TRGSEL0_SRC_GPIOG_TRG = 94U,
- TRGSEL0_SRC_GPIOH_TRG = 95U,
- TRGSEL0_SRC_GPIOI_TRG = 96U,
- TRGSEL0_SRC_FTU0_CH0_OUT = 97U,
- TRGSEL0_SRC_FTU0_CH1_OUT = 98U,
- TRGSEL0_SRC_FTU0_CH2_OUT = 99U,
- TRGSEL0_SRC_FTU0_CH3_OUT = 100U,
- TRGSEL0_SRC_FTU0_CH4_OUT = 101U,
- TRGSEL0_SRC_FTU0_CH5_OUT = 102U,
- TRGSEL0_SRC_FTU0_CH6_OUT = 103U,
- TRGSEL0_SRC_FTU0_CH7_OUT = 104U,
- TRGSEL0_SRC_FTU3_CH0_OUT = 105U,
- TRGSEL0_SRC_FTU3_CH1_OUT = 106U,
- TRGSEL0_SRC_FTU3_CH2_OUT = 107U,
- TRGSEL0_SRC_FTU3_CH3_OUT = 108U,

	• TRGSEL0_SRC_FTU3_CH4_OUT = 109U, • TRGSEL0_SRC_FTU3_CH5_OUT = 110U, • TRGSEL0_SRC_FTU3_CH6_OUT = 111U, • TRGSEL0_SRC_FTU3_CH7_OUT = 112U, • TRGSEL0_SRC_FTU6_CH0_OUT = 113U, • TRGSEL0_SRC_FTU6_CH1_OUT = 114U, • TRGSEL0_SRC_FTU6_CH2_OUT = 115U, • TRGSEL0_SRC_FTU6_CH3_OUT = 116U, • TRGSEL0_SRC_FTU6_CH4_OUT = 117U, • TRGSEL0_SRC_FTU6_CH5_OUT = 118U, • TRGSEL0_SRC_FTU6_CH6_OUT = 119U, • TRGSEL0_SRC_FTU6_CH7_OUT = 120U, • TRGSEL0_SRC_ENET_PPS0 = 121U, • TRGSEL0_SRC_ENET_PPS1 = 122U, • TRGSEL0_SRC_ENET_PPS2 = 123U, • TRGSEL0_SRC_ENET_PPS3 = 124U, • TRGSEL0_SRC_FTU8_RELOAD_TRG = 125U, • TRGSEL0_SRC_FTU9_RELOAD_TRG = 126U, • TRGSEL0_SRC_FTU10_RELOAD_TRG = 127U,
--	--

2.4.2.4 TrgSel0_SourceType (For FC7240)

Enum	TrgSel0_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux0 trigger input encoding.
Diagram	NULL
Data Fields	• TRGSEL0_SRC_VSS = 0U, • TRGSEL0_SRC_VDD = 1U, • TRGSEL0_SRC_SCM_SW_TRG0 = 2U, • TRGSEL0_SRC_SCM_SW_TRG1 = 3U, • TRGSEL0_SRC_SCM_SW_TRG2 = 4U, • TRGSEL0_SRC_SCM_SW_TRG3 = 5U, • TRGSEL0_SRC_TRGSEL_IN0 = 6U, • TRGSEL0_SRC_TRGSEL_IN1 = 7U, • TRGSEL0_SRC_TRGSEL_IN2 = 8U, • TRGSEL0_SRC_TRGSEL_IN3 = 9U, • TRGSEL0_SRC_TRGSEL_IN4 = 10U, • TRGSEL0_SRC_TRGSEL_IN5 = 11U, • TRGSEL0_SRC_TRGSEL_IN6 = 12U, • TRGSEL0_SRC_TRGSEL_IN7 = 13U, • TRGSEL0_SRC_TRGSEL_IN8 = 14U, • TRGSEL0_SRC_TRGSEL_IN9 = 15U, • TRGSEL0_SRC_TRGSEL_IN10 = 16U, • TRGSEL0_SRC_TRGSEL_IN11 = 17U,

- TRGSEL0_SRC_TRGSEL_IN12 = 18U,
- TRGSEL0_SRC_TRGSEL_IN13 = 19U,
- TRGSEL0_SRC_TRGSEL_IN14 = 20U,
- TRGSEL0_SRC_TRGSEL_IN15 = 21U,
- TRGSEL0_SRC_CMP0_OUT = 22U,
- TRGSEL0_SRC_CMP1_OUT = 23U,
- TRGSEL0_SRC_FCPIT0_CH0 = 24U,
- TRGSEL0_SRC_FCPIT0_CH1 = 25U,
- TRGSEL0_SRC_FCPIT0_CH2 = 26U,
- TRGSEL0_SRC_FCPIT0_CH3 = 27U,
- TRGSEL0_SRC_AONTIMER0_TRGO = 28U,
- TRGSEL0_SRC_FTU0_RELOAD_TRG = 29U,
- TRGSEL0_SRC_FTU0_MATCH_TRG = 30U,
- TRGSEL0_SRC_FTU1_RELOAD_TRG = 31U,
- TRGSEL0_SRC_FTU1_MATCH_TRG = 32U,
- TRGSEL0_SRC_FTU2_RELOAD_TRG = 33U,
- TRGSEL0_SRC_FTU2_MATCH_TRG = 34U,
- TRGSEL0_SRC_FTU3_RELOAD_TRG = 35U,
- TRGSEL0_SRC_FTU3_MATCH_TRG = 36U,
- TRGSEL0_SRC_FTU4_RELOAD_TRG = 37U,
- TRGSEL0_SRC_FTU4_MATCH_TRG = 38U,
- TRGSEL0_SRC_FTU5_RELOAD_TRG = 39U,
- TRGSEL0_SRC_FTU5_MATCH_TRG = 40U,
- TRGSEL0_SRC_FTU6_RELOAD_TRG = 41U,
- TRGSEL0_SRC_FTU6_MATCH_TRG = 42U,
- TRGSEL0_SRC_FTU7_RELOAD_TRG = 43U,
- TRGSEL0_SRC_FTU7_MATCH_TRG = 44U,
- TRGSEL0_SRC_LU0_OUT0A = 45U,
- TRGSEL0_SRC_LU0_OUT1A = 46U,
- TRGSEL0_SRC_LU0_OUT2A = 47U,
- TRGSEL0_SRC_LU0_OUT3A = 48U,
- TRGSEL0_SRC_LU0_OUT0B = 49U,
- TRGSEL0_SRC_LU0_OUT1B = 50U,
- TRGSEL0_SRC_LU0_OUT2B = 51U,
- TRGSEL0_SRC_LU0_OUT3B = 52U,
- TRGSEL0_SRC_PTIMER0_ADCCH0_TRG = 53U,
- TRGSEL0_SRC_PTIMER0_PULSE = 54U,
- TRGSEL0_SRC_ADC0_EOSG0 = 55U,
- TRGSEL0_SRC_ADC0_EOSG1 = 56U,
- TRGSEL0_SRC_ADC0_EOSG2 = 57U,
- TRGSEL0_SRC_ADC0_EOSG3 = 58U,
- TRGSEL0_SRC_PTIMER1_ADCCH0_TRG = 59U,
- TRGSEL0_SRC_PTIMER1_PULSE = 60U,
- TRGSEL0_SRC_ADC1_EOSG0 = 61U,

- TRGSEL0_SRC_ADC1_EOSG1 = 62U,
- TRGSEL0_SRC_ADC1_EOSG2 = 63U,
- TRGSEL0_SRC_ADC1_EOSG3 = 64U,
- TRGSEL0_SRC_RTC_ALARM = 65U,
- TRGSEL0_SRC_RTC_SECOND = 66U,
- TRGSEL0_SRC_GPIOA_TRG = 67U,
- TRGSEL0_SRC_GPIOB_TRG = 68U,
- TRGSEL0_SRC_GPIOC_TRG = 69U,
- TRGSEL0_SRC_GPIOD_TRG = 70U,
- TRGSEL0_SRC_GPIOE_TRG = 71U,
- TRGSEL0_SRC_FTU0_CH0_OUT = 72U,
- TRGSEL0_SRC_FTU0_CH1_OUT = 73U,
- TRGSEL0_SRC_FTU0_CH2_OUT = 74U,
- TRGSEL0_SRC_FTU0_CH3_OUT = 75U,
- TRGSEL0_SRC_FTU0_CH4_OUT = 76U,
- TRGSEL0_SRC_FTU0_CH5_OUT = 77U,
- TRGSEL0_SRC_FTU0_CH6_OUT = 78U,
- TRGSEL0_SRC_FTU0_CH7_OUT = 79U,
- TRGSEL0_SRC_FTU3_CH0_OUT = 80U,
- TRGSEL0_SRC_FTU3_CH1_OUT = 81U,
- TRGSEL0_SRC_FTU3_CH2_OUT = 82U,
- TRGSEL0_SRC_FTU3_CH3_OUT = 83U,
- TRGSEL0_SRC_FTU3_CH4_OUT = 84U,
- TRGSEL0_SRC_FTU3_CH5_OUT = 85U,
- TRGSEL0_SRC_FTU3_CH6_OUT = 86U,
- TRGSEL0_SRC_FTU3_CH7_OUT = 87U,
- TRGSEL0_SRC_FTU6_CH0_OUT = 88U,
- TRGSEL0_SRC_FTU6_CH1_OUT = 89U,
- TRGSEL0_SRC_FTU6_CH2_OUT = 90U,
- TRGSEL0_SRC_FTU6_CH3_OUT = 91U,
- TRGSEL0_SRC_FTU6_CH4_OUT = 92U,
- TRGSEL0_SRC_FTU6_CH5_OUT = 93U,
- TRGSEL0_SRC_FTU6_CH6_OUT = 94U,
- TRGSEL0_SRC_FTU6_CH7_OUT = 95U,
- TRGSEL0_SRC_TPU_TRG0 = 96U,
- TRGSEL0_SRC_TPU_TRG1 = 97U,
- TRGSEL0_SRC_TPU_TRG2 = 98U,
- TRGSEL0_SRC_TPU_TRG3 = 99U,
- TRGSEL0_SRC_TPU_TRG4 = 100U,
- TRGSEL0_SRC_TPU_TRG5 = 101U,
- TRGSEL0_SRC_TPU_TRG6 = 102U,
- TRGSEL0_SRC_TPU_TRG7 = 103U,
- TRGSEL0_SRC_TPU_TRG8 = 104U,
- TRGSEL0_SRC_TPU_TRG9 = 105U,

	• TRGSEL0_SRC_TPU_TRG10 = 106U, • TRGSEL0_SRC_TPU_TRG11 = 107U, • TRGSEL0_SRC_TPU_TRG12 = 108U, • TRGSEL0_SRC_TPU_TRG13 = 109U, • TRGSEL0_SRC_TPU_TRG14 = 110U, • TRGSEL0_SRC_TPU_TRG15 = 111U, • TRGSEL0_SRC_TPU_TRG16 = 112U, • TRGSEL0_SRC_TPU_TRG17 = 113U, • TRGSEL0_SRC_TPU_TRG18 = 114U, • TRGSEL0_SRC_TPU_TRG19 = 115U, • TRGSEL0_SRC_TPU_TRG20 = 116U, • TRGSEL0_SRC_TPU_TRG21 = 117U, • TRGSEL0_SRC_TPU_TRG22 = 118U, • TRGSEL0_SRC_TPU_TRG23 = 119U, • TRGSEL0_SRC_TPU_TRG24 = 120U, • TRGSEL0_SRC_TPU_TRG25 = 121U, • TRGSEL0_SRC_TPU_TRG26 = 122U, • TRGSEL0_SRC_TPU_TRG27 = 123U, • TRGSEL0_SRC_TPU_TRG28 = 124U, • TRGSEL0_SRC_TPU_TRG29 = 125U, • TRGSEL0_SRC_TPU_TRG30 = 126U, • TRGSEL0_SRC_TPU_TRG31 = 127U,
--	--

2.4.2.5 TrgSel1_SourceType (For FC7300)

Enum	TrgSel1_SourceType (For FC7300)
Description	The enum indicates the information of Trgmux1 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL1_SRC_VSS = 0U, • TRGSEL1_SRC_VDD = 1U, • TRGSEL1_SRC_SCM0_SW_TRG4 = 2U, • TRGSEL1_SRC_SCM0_SW_TRG5 = 3U, • TRGSEL1_SRC_SCM0_SW_TRG6 = 4U, • TRGSEL1_SRC_SCM0_SW_TRG7 = 5U, • TRGSEL1_SRC_TRGSEL_IN0 = 6U, • TRGSEL1_SRC_TRGSEL_IN1 = 7U, • TRGSEL1_SRC_TRGSEL_IN2 = 8U, • TRGSEL1_SRC_TRGSEL_IN3 = 9U, • TRGSEL1_SRC_TRGSEL_IN4 = 10U, • TRGSEL1_SRC_TRGSEL_IN5 = 11U, • TRGSEL1_SRC_TRGSEL_IN6 = 12U, • TRGSEL1_SRC_TRGSEL_IN7 = 13U, • TRGSEL1_SRC_TRGSEL_IN8 = 14U, • TRGSEL1_SRC_TRGSEL_IN9 = 15U,

- TRGSEL1_SRC_TRGSEL_IN10 = 16U,
- TRGSEL1_SRC_TRGSEL_IN11 = 17U,
- TRGSEL1_SRC_TRGSEL_IN12 = 18U,
- TRGSEL1_SRC_TRGSEL_IN13 = 19U,
- TRGSEL1_SRC_TRGSEL_IN14 = 20U,
- TRGSEL1_SRC_TRGSEL_IN15 = 21U,
- TRGSEL1_SRC_CMP0_OUT = 22U,
- TRGSEL1_SRC_CMP1_OUT = 23U,
- TRGSEL1_SRC_CMP2_OUT = 24U,
- TRGSEL1_SRC_FCPIT0_CH0 = 25U,
- TRGSEL1_SRC_FCPIT0_CH1 = 26U,
- TRGSEL1_SRC_FCPIT0_CH2 = 27U,
- TRGSEL1_SRC_FCPIT0_CH3 = 28U,
- TRGSEL1_SRC_FCPIT1_CH0 = 29U,
- TRGSEL1_SRC_FCPIT1_CH1 = 30U,
- TRGSEL1_SRC_FCPIT1_CH2 = 31U,
- TRGSEL1_SRC_FCPIT1_CH3 = 32U,
- TRGSEL1_SRC_AONTIMER0_TRGO = 33U,
- TRGSEL1_SRC_LU0_OUT0A = 34U,
- TRGSEL1_SRC_LU0_OUT1A = 35U,
- TRGSEL1_SRC_LU0_OUT2A = 36U,
- TRGSEL1_SRC_LU0_OUT3A = 37U,
- TRGSEL1_SRC_LU0_OUT0B = 38U,
- TRGSEL1_SRC_LU0_OUT1B = 39U,
- TRGSEL1_SRC_LU0_OUT2B = 40U,
- TRGSEL1_SRC_LU0_OUT3B = 41U,
- TRGSEL1_SRC_LU1_OUT0A = 42U,
- TRGSEL1_SRC_LU1_OUT1A = 43U,
- TRGSEL1_SRC_LU1_OUT2A = 44U,
- TRGSEL1_SRC_LU1_OUT3A = 45U,
- TRGSEL1_SRC_LU1_OUT0B = 46U,
- TRGSEL1_SRC_LU1_OUT1B = 47U,
- TRGSEL1_SRC_LU1_OUT2B = 48U,
- TRGSEL1_SRC_LU1_OUT3B = 49U,
- TRGSEL1_SRC_RTC_ALARM = 50U,
- TRGSEL1_SRC_RTC_SECOND = 51U,
- TRGSEL1_SRC_GPIOA_TRG = 52U,
- TRGSEL1_SRC_GPIOB_TRG = 53U,
- TRGSEL1_SRC_GPIOC_TRG = 54U,
- TRGSEL1_SRC_GPIOD_TRG = 55U,
- TRGSEL1_SRC_GPIOE_TRG = 56U,
- TRGSEL1_SRC_GPIOF_TRG = 57U,
- TRGSEL1_SRC_GPIOG_TRG = 58U,
- TRGSEL1_SRC_GPIOH_TRG = 59U,

- TRGSEL1_SRC_GPIOI_TRG = 60U,
- TRGSEL1_SRC_TRGSEL1_INPUT0 = 61U,
- TRGSEL1_SRC_TRGSEL1_INPUT1 = 62U,
- TRGSEL1_SRC_TRGSEL1_INPUT2 = 63U,
- TRGSEL1_SRC_TRGSEL1_INPUT3 = 64U,
- TRGSEL1_SRC_TRGSEL1_INPUT4 = 65U,
- TRGSEL1_SRC_TRGSEL1_INPUT5 = 66U,
- TRGSEL1_SRC_TRGSEL1_INPUT6 = 67U,
- TRGSEL1_SRC_TRGSEL1_INPUT7 = 68U,
- TRGSEL1_SRC_ENET_PPS0 = 69U,
- TRGSEL1_SRC_ENET_PPS1 = 70U,
- TRGSEL1_SRC_ENET_PPS2 = 71U,
- TRGSEL1_SRC_ENET_PPS3 = 72U,
- TRGSEL1_SRC_FCIIC0_MTRG = 73U,
- TRGSEL1_SRC_FCIIC0_STRG = 74U,
- TRGSEL1_SRC_FCIIC1_MTRG = 75U,
- TRGSEL1_SRC_FCIIC1_STRG = 76U,
- TRGSEL1_SRC_FCSPI0_FRAME = 77U,
- TRGSEL1_SRC_FCSPI0_RX_DONE = 78U,
- TRGSEL1_SRC_FCSPI1_FRAME = 79U,
- TRGSEL1_SRC_FCSPI1_RX_DONE = 80U,
- TRGSEL1_SRC_FCSPI2_FRAME = 81U,
- TRGSEL1_SRC_FCSPI2_RX_DONE = 82U,
- TRGSEL1_SRC_FCSPI3_FRAME = 83U,
- TRGSEL1_SRC_FCSPI3_RX_DONE = 84U,
- TRGSEL1_SRC_FCSPI4_FRAME = 85U,
- TRGSEL1_SRC_FCSPI4_RX_DONE = 86U,
- TRGSEL1_SRC_FCSPI5_FRAME = 87U,
- TRGSEL1_SRC_FCSPI5_RX_DONE = 88U,
- TRGSEL1_SRC_FCSPI6_FRAME = 89U,
- TRGSEL1_SRC_FCSPI6_RX_DONE = 90U,
- TRGSEL1_SRC_FCSPI7_FRAME = 91U,
- TRGSEL1_SRC_FCSPI7_RX_DONE = 92U,
- TRGSEL1_SRC_FCUART0_RX_DONE = 93U,
- TRGSEL1_SRC_FCUART0_TX_DONE = 94U,
- TRGSEL1_SRC_FCUART0_RX_IDLE = 95U,
- TRGSEL1_SRC_FCUART1_RX_DONE = 96U,
- TRGSEL1_SRC_FCUART1_TX_DONE = 97U,
- TRGSEL1_SRC_FCUART1_RX_IDLE = 98U,
- TRGSEL1_SRC_FCUART2_RX_DONE = 99U,
- TRGSEL1_SRC_FCUART2_TX_DONE = 100U,
- TRGSEL1_SRC_FCUART2_RX_IDLE = 101U,
- TRGSEL1_SRC_FCUART3_RX_DONE = 102U,
- TRGSEL1_SRC_FCUART3_TX_DONE = 103U,

	• TRGSEL1_SRC_FCUART3_RX_IDLE = 104U, • TRGSEL1_SRC_FCUART4_RX_DONE = 105U, • TRGSEL1_SRC_FCUART4_TX_DONE = 106U, • TRGSEL1_SRC_FCUART4_RX_IDLE = 107U, • TRGSEL1_SRC_FCUART5_RX_DONE = 108U, • TRGSEL1_SRC_FCUART5_TX_DONE = 109U, • TRGSEL1_SRC_FCUART5_RX_IDLE = 110U, • TRGSEL1_SRC_FCUART6_RX_IDLE = 111U, • TRGSEL1_SRC_FCUART7_RX_IDLE = 112U, • TRGSEL1_SRC_FCUART8_RX_IDLE = 113U, • TRGSEL1_SRC_FCUART9_RX_IDLE = 114U, • TRGSEL1_SRC_FCUART10_RX_IDLE = 115U, • TRGSEL1_SRC_FCUART11_RX_IDLE = 116U, • TRGSEL1_SRC_FCUART12_RX_IDLE = 117U, • TRGSEL1_SRC_FCUART13_RX_IDLE = 118U, • TRGSEL1_SRC_FCUART14_RX_IDLE = 119U, • TRGSEL1_SRC_FCUART15_RX_IDLE = 120U, • TRGSEL1_SRC_FCUART16_RX_IDLE = 121U, • TRGSEL1_SRC_FCUART17_RX_IDLE = 122U,
--	---

2.4.2.6 TrgSel1_SourceType (For FC7240)

Enum	TrgSel1_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux1 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL1_SRC_VSS = 0U, • TRGSEL1_SRC_VDD = 1U, • TRGSEL1_SRC_SCM_SW_TRG4 = 2U, • TRGSEL1_SRC_SCM_SW_TRG5 = 3U, • TRGSEL1_SRC_SCM_SW_TRG6 = 4U, • TRGSEL1_SRC_SCM_SW_TRG7 = 5U, • TRGSEL1_SRC_TRGSEL_IN0 = 6U, • TRGSEL1_SRC_TRGSEL_IN1 = 7U, • TRGSEL1_SRC_TRGSEL_IN2 = 8U, • TRGSEL1_SRC_TRGSEL_IN3 = 9U, • TRGSEL1_SRC_TRGSEL_IN4 = 10U, • TRGSEL1_SRC_TRGSEL_IN5 = 11U, • TRGSEL1_SRC_TRGSEL_IN6 = 12U, • TRGSEL1_SRC_TRGSEL_IN7 = 13U, • TRGSEL1_SRC_TRGSEL_IN8 = 14U, • TRGSEL1_SRC_TRGSEL_IN9 = 15U, • TRGSEL1_SRC_TRGSEL_IN10 = 16U, • TRGSEL1_SRC_TRGSEL_IN11 = 17U, • TRGSEL1_SRC_TRGSEL_IN12 = 18U,

- TRGSEL1_SRC_TRGSEL_IN13 = 19U,
- TRGSEL1_SRC_TRGSEL_IN14 = 20U,
- TRGSEL1_SRC_TRGSEL_IN15 = 21U,
- TRGSEL1_SRC_CMP0_OUT = 22U,
- TRGSEL1_SRC_CMP1_OUT = 23U,
- TRGSEL1_SRC_FCPIT0_CH0 = 24U,
- TRGSEL1_SRC_FCPIT0_CH1 = 25U,
- TRGSEL1_SRC_FCPIT0_CH2 = 26U,
- TRGSEL1_SRC_FCPIT0_CH3 = 27U,
- TRGSEL1_SRC_AONTIMER0_TRGO = 28U,
- TRGSEL1_SRC_LU0_OUT0A = 29U,
- TRGSEL1_SRC_LU0_OUT1A = 30U,
- TRGSEL1_SRC_LU0_OUT2A = 31U,
- TRGSEL1_SRC_LU0_OUT3A = 32U,
- TRGSEL1_SRC_LU0_OUT0B = 33U,
- TRGSEL1_SRC_LU0_OUT1B = 34U,
- TRGSEL1_SRC_LU0_OUT2B = 35U,
- TRGSEL1_SRC_LU0_OUT3B = 36U,
- TRGSEL1_SRC_RTC_ALARM = 37U,
- TRGSEL1_SRC_RTC_SECOND = 38U,
- TRGSEL1_SRC_GPIOA_TRG = 39U,
- TRGSEL1_SRC_GPIOB_TRG = 40U,
- TRGSEL1_SRC_GPIOC_TRG = 41U,
- TRGSEL1_SRC_GPIOD_TRG = 42U,
- TRGSEL1_SRC_GPIOE_TRG = 43U,
- TRGSEL1_SRC_TRGSEL1_INPUT0 = 44U,
- TRGSEL1_SRC_TRGSEL1_INPUT1 = 45U,
- TRGSEL1_SRC_TRGSEL1_INPUT2 = 46U,
- TRGSEL1_SRC_TRGSEL1_INPUT3 = 47U,
- TRGSEL1_SRC_TRGSEL1_INPUT4 = 48U,
- TRGSEL1_SRC_TRGSEL1_INPUT5 = 49U,
- TRGSEL1_SRC_TRGSEL1_INPUT6 = 50U,
- TRGSEL1_SRC_TRGSEL1_INPUT7 = 51U,
- TRGSEL1_SRC_FCIIC0_MTRG = 52U,
- TRGSEL1_SRC_FCIIC0_STRG = 53U,
- TRGSEL1_SRC_FCIIC1_MTRG = 54U,
- TRGSEL1_SRC_FCIIC1_STRG = 55U,
- TRGSEL1_SRC_FCSPI0_FRAME = 56U,
- TRGSEL1_SRC_FCSPI0_RX_DONE = 57U,
- TRGSEL1_SRC_FCSPI1_FRAME = 58U,
- TRGSEL1_SRC_FCSPI1_RX_DONE = 59U,
- TRGSEL1_SRC_FCSPI2_FRAME = 60U,
- TRGSEL1_SRC_FCSPI2_RX_DONE = 61U,
- TRGSEL1_SRC_FCSPI3_FRAME = 62U,

	• TRGSEL1_SRC_FCSPI3_RX_DONE = 63U, • TRGSEL1_SRC_FCSPI4_FRAME = 64U, • TRGSEL1_SRC_FCSPI4_RX_DONE = 65U, • TRGSEL1_SRC_FCSPI5_FRAME = 66U, • TRGSEL1_SRC_FCSPI5_RX_DONE = 67U, • TRGSEL1_SRC_FCUART0_RX_DONE = 68U, • TRGSEL1_SRC_FCUART0_TX_DONE = 69U, • TRGSEL1_SRC_FCUART0_RX_IDLE = 70U, • TRGSEL1_SRC_FCUART1_RX_DONE = 71U, • TRGSEL1_SRC_FCUART1_TX_DONE = 72U, • TRGSEL1_SRC_FCUART1_RX_IDLE = 73U, • TRGSEL1_SRC_FCUART2_RX_DONE = 74U, • TRGSEL1_SRC_FCUART2_TX_DONE = 75U, • TRGSEL1_SRC_FCUART2_RX_IDLE = 76U, • TRGSEL1_SRC_FCUART3_RX_DONE = 77U, • TRGSEL1_SRC_FCUART3_TX_DONE = 78U, • TRGSEL1_SRC_FCUART3_RX_IDLE = 79U, • TRGSEL1_SRC_FCUART4_RX_DONE = 80U, • TRGSEL1_SRC_FCUART4_TX_DONE = 81U, • TRGSEL1_SRC_FCUART4_RX_IDLE = 82U, • TRGSEL1_SRC_FCUART5_RX_DONE = 83U, • TRGSEL1_SRC_FCUART5_TX_DONE = 84U, • TRGSEL1_SRC_FCUART5_RX_IDLE = 85U, • TRGSEL1_SRC_FCUART6_RX_DONE = 86U, • TRGSEL1_SRC_FCUART6_TX_DONE = 87U, • TRGSEL1_SRC_FCUART6_RX_IDLE = 88U, • TRGSEL1_SRC_FCUART7_RX_DONE = 89U, • TRGSEL1_SRC_FCUART7_TX_DONE = 90U, • TRGSEL1_SRC_FCUART7_RX_IDLE = 91U, • TRGSEL1_SRC_ADC0_CMP = 92U, • TRGSEL1_SRC_ADC1_CMP = 93U
--	--

2.4.2.7 TrgSel2_SourceType (For FC7300)

Enum	TrgSel2_SourceType (For FC7300)
Description	The enum indicates the information of Trgmux2 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL2_SRC_VSS = 0U, • TRGSEL2_SRC_VDD = 1U, • TRGSEL2_SRC_TRGSEL_OUT0 = 2U, • TRGSEL2_SRC_TRGSEL_OUT1 = 3U, • TRGSEL2_SRC_TRGSEL_OUT2 = 4U, • TRGSEL2_SRC_TRGSEL_OUT3 = 5U, • TRGSEL2_SRC_TRGSEL_OUT4 = 6U,

	• TRGSEL2_SRC_TRGSEL_OUT5 = 7U, • TRGSEL2_SRC_TRGSEL_OUT6 = 8U, • TRGSEL2_SRC_TRGSEL_OUT7 = 9U, • TRGSEL2_SRC_FTU_FLT0 = 10U, • TRGSEL2_SRC_FTU_FLT1 = 11U, • TRGSEL2_SRC_FTU_FLT2 = 12U, • TRGSEL2_SRC_FTU_FLT3 = 13U, • TRGSEL2_SRC_FTU_FLT4 = 14U, • TRGSEL2_SRC_FTU_FLT5 = 15U, • TRGSEL2_SRC_FTU_FLT6 = 16U, • TRGSEL2_SRC_FTU_FLT7 = 17U, • TRGSEL2_SRC_FTU_FLT8 = 18U, • TRGSEL2_SRC_FTU_FLT9 = 19U, • TRGSEL2_SRC_FTU_FLT10 = 20U, • TRGSEL2_SRC_FTU_FLT11 = 21U, • TRGSEL2_SRC_FTU_FLT12 = 22U, • TRGSEL2_SRC_FTU_FLT13 = 23U, • TRGSEL2_SRC_FTU_FLT14 = 24U, • TRGSEL2_SRC_FTU_FLT15 = 25U, • TRGSEL2_SRC_FTU_FLT16 = 26U, • TRGSEL2_SRC_FTU_FLT17 = 27U, • TRGSEL2_SRC_FTU_FLT18 = 28U, • TRGSEL2_SRC_FTU_FLT19 = 29U, • TRGSEL2_SRC_FTU_FLT20 = 30U, • TRGSEL2_SRC_FTU_FLT21 = 31U,
--	---

2.4.2.8 TrgSel2_SourceType (For FC7240)

Enum	TrgSel2_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux2 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL2_SRC_VSS = 0U, • TRGSEL2_SRC_VDD = 1U, • TRGSEL2_SRC_TRGSEL_OUT0 = 2U, • TRGSEL2_SRC_TRGSEL_OUT1 = 3U, • TRGSEL2_SRC_TRGSEL_OUT2 = 4U, • TRGSEL2_SRC_TRGSEL_OUT3 = 5U, • TRGSEL2_SRC_TRGSEL_OUT4 = 6U, • TRGSEL2_SRC_TRGSEL_OUT5 = 7U, • TRGSEL2_SRC_TRGSEL_OUT6 = 8U, • TRGSEL2_SRC_TRGSEL_OUT7 = 9U, • TRGSEL2_SRC_FTU_FLT0 = 10U, • TRGSEL2_SRC_FTU_FLT1 = 11U, • TRGSEL2_SRC_FTU_FLT2 = 12U,

	• TRGSEL2_SRC_FTU_FLT3 = 13U, • TRGSEL2_SRC_FTU_FLT4 = 14U, • TRGSEL2_SRC_FTU_FLT5 = 15U, • TRGSEL2_SRC_FTU_FLT6 = 16U, • TRGSEL2_SRC_FTU_FLT7 = 17U, • TRGSEL2_SRC_FTU_FLT8 = 18U, • TRGSEL2_SRC_FTU_FLT9 = 19U, • TRGSEL2_SRC_FTU_FLT10 = 20U, • TRGSEL2_SRC_FTU_FLT11 = 21U, • TRGSEL2_SRC_FTU_FLT12 = 22U, • TRGSEL2_SRC_FTU_FLT13 = 23U, • TRGSEL2_SRC_FTU_FLT14 = 24U, • TRGSEL2_SRC_FTU_FLT15 = 25U, • TRGSEL2_SRC_FTU_FLT16 = 26U, • TRGSEL2_SRC_FTU_FLT17 = 27U, • TRGSEL2_SRC_FTU_FLT18 = 28U, • TRGSEL2_SRC_FTU_FLT19 = 29U, • TRGSEL2_SRC_FTU_FLT20 = 30U, • TRGSEL2_SRC_FTU_FLT21 = 31U
--	--

2.4.2.9 TrgSel3_SourceType (For FC7300)

Enum	TrgSel3_SourceType (For FC7300)
Description	The enum indicates the information of Trgmux3 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL3_SRC_VSS = 0U, • TRGSEL3_SRC_VDD = 1U, • TRGSEL3_SRC_TRGSEL_OUT0 = 2U, • TRGSEL3_SRC_TRGSEL_OUT1 = 3U, • TRGSEL3_SRC_TRGSEL_OUT2 = 4U, • TRGSEL3_SRC_TRGSEL_OUT3 = 5U, • TRGSEL3_SRC_TRGSEL_OUT4 = 6U, • TRGSEL3_SRC_TRGSEL_OUT5 = 7U, • TRGSEL3_SRC_TRGSEL_OUT6 = 8U, • TRGSEL3_SRC_TRGSEL_OUT7 = 9U, • TRGSEL3_SRC_TRGSEL1_INPUT0 = 10U, • TRGSEL3_SRC_TRGSEL1_INPUT1 = 11U, • TRGSEL3_SRC_TRGSEL1_INPUT2 = 12U, • TRGSEL3_SRC_TRGSEL1_INPUT3 = 13U, • TRGSEL3_SRC_TRGSEL1_INPUT4 = 14U, • TRGSEL3_SRC_TRGSEL1_INPUT5 = 15U, • TRGSEL3_SRC_TRGSEL1_INPUT6 = 16U, • TRGSEL3_SRC_TRGSEL1_INPUT7 = 17U, • TRGSEL3_SRC_PTE20_PAD_INPUT = 18U,

- TRGSEL3_SRC_PTE21_PAD_INPUT = 19U,
- TRGSEL3_SRC_PTE22_PAD_INPUT = 20U,
- TRGSEL3_SRC_PTA13_PAD_INPUT = 21U,
- TRGSEL3_SRC_PTE23_PAD_INPUT = 22U,
- TRGSEL3_SRC_PTE24_PAD_INPUT = 23U,
- TRGSEL3_SRC_PTE25_PAD_INPUT = 24U,
- TRGSEL3_SRC_PTA12_PAD_INPUT = 25U,
- TRGSEL3_SRC_PTC21_PAD_INPUT = 26U,
- TRGSEL3_SRC_PTC22_PAD_INPUT = 27U,
- TRGSEL3_SRC_PTC24_PAD_INPUT = 28U,
- TRGSEL3_SRC_PTC11_PAD_INPUT = 29U,
- TRGSEL3_SRC_PTC10_PAD_INPUT = 30U,
- TRGSEL3_SRC_PTB1_PAD_INPUT = 31U,
- TRGSEL3_SRC_PTB0_PAD_INPUT = 32U,
- TRGSEL3_SRC_PTB25_PAD_INPUT = 33U,
- TRGSEL3_SRC_PTB3_PAD_INPUT = 34U,
- TRGSEL3_SRC_PTD31_PAD_INPUT = 35U,
- TRGSEL3_SRC_PTE17_PAD_INPUT = 36U,
- TRGSEL3_SRC_PTA16_PAD_INPUT = 37U,
- TRGSEL3_SRC_PTE18_PAD_INPUT = 38U,
- TRGSEL3_SRC_PTA15_PAD_INPUT = 39U,
- TRGSEL3_SRC_PTE2_PAD_INPUT = 40U,
- TRGSEL3_SRC_PTI20_PAD_INPUT = 41U,
- TRGSEL3_SRC_PTE20_PAD_OUTPUT = 42U,
- TRGSEL3_SRC_PTE21_PAD_OUTPUT = 43U,
- TRGSEL3_SRC_PTE22_PAD_OUTPUT = 44U,
- TRGSEL3_SRC_PTA13_PAD_OUTPUT = 45U,
- TRGSEL3_SRC_PTE23_PAD_OUTPUT = 46U,
- TRGSEL3_SRC_PTE24_PAD_OUTPUT = 47U,
- TRGSEL3_SRC_PTE25_PAD_OUTPUT = 48U,
- TRGSEL3_SRC_PTA12_PAD_OUTPUT = 49U,
- TRGSEL3_SRC_PTC21_PAD_OUTPUT = 50U,
- TRGSEL3_SRC_PTC22_PAD_OUTPUT = 51U,
- TRGSEL3_SRC_PTC24_PAD_OUTPUT = 52U,
- TRGSEL3_SRC_PTC11_PAD_OUTPUT = 53U,
- TRGSEL3_SRC_PTC10_PAD_OUTPUT = 54U,
- TRGSEL3_SRC_PTB1_PAD_OUTPUT = 55U,
- TRGSEL3_SRC_PTB0_PAD_OUTPUT = 56U,
- TRGSEL3_SRC_PTB25_PAD_OUTPUT = 57U,
- TRGSEL3_SRC_PTB3_PAD_OUTPUT = 58U,
- TRGSEL3_SRC_PTD31_PAD_OUTPUT = 59U,
- TRGSEL3_SRC_PTE17_PAD_OUTPUT = 60U,
- TRGSEL3_SRC_PTA16_PAD_OUTPUT = 61U,
- TRGSEL3_SRC_PTE18_PAD_OUTPUT = 62U,

	• TRGSEL3_SRC_PTA15_PAD_OUTPUT = 63U, • TRGSEL3_SRC_PTE2_PAD_OUTPUT = 64U, • TRGSEL3_SRC_PTI20_PAD_OUTPUT = 65U, • TRGSEL3_SRC_PTF23_PAD_INPUT = 66U, • TRGSEL3_SRC_PTG21_PAD_INPUT = 67U, • TRGSEL3_SRC_PTG22_PAD_INPUT = 68U, • TRGSEL3_SRC_PTG23_PAD_INPUT = 69U, • TRGSEL3_SRC_PTH19_PAD_INPUT = 70U, • TRGSEL3_SRC_PTH20_PAD_INPUT = 71U, • TRGSEL3_SRC_PTI18_PAD_INPUT = 72U, • TRGSEL3_SRC_PTI19_PAD_INPUT = 73U, • TRGSEL3_SRC_FTU_MON0 = 74U, • TRGSEL3_SRC_FTU_MON1 = 75U, • TRGSEL3_SRC_FTU_MON2 = 76U, • TRGSEL3_SRC_FTU_MON3 = 77U, • TRGSEL3_SRC_FTU_MON4 = 78U, • TRGSEL3_SRC_FTU_MON5 = 79U, • TRGSEL3_SRC_FTU_MON6 = 80U, • TRGSEL3_SRC_FTU_MON7 = 81U, • TRGSEL3_SRC_FTU_MON8 = 82U, • TRGSEL3_SRC_FTU_MON9 = 83U, • TRGSEL3_SRC_FTU_MON10 = 84U, • TRGSEL3_SRC_FTU_MON11 = 85U, • TRGSEL3_SRC_FTU_MON12 = 86U, • TRGSEL3_SRC_FTU_MON13 = 87U, • TRGSEL3_SRC_FTU_MON14 = 88U, • TRGSEL3_SRC_FTU_MON15 = 89U,
--	--

2.4.2.10 TrgSel3_SourceType (For FC7240)

Enum	TrgSel3_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux3 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL3_SRC_VSS = 0U, • TRGSEL3_SRC_VDD = 1U, • TRGSEL3_SRC_TRGSEL_OUT0 = 2U, • TRGSEL3_SRC_TRGSEL_OUT1 = 3U, • TRGSEL3_SRC_TRGSEL_OUT2 = 4U, • TRGSEL3_SRC_TRGSEL_OUT3 = 5U, • TRGSEL3_SRC_TRGSEL_OUT4 = 6U, • TRGSEL3_SRC_TRGSEL_OUT5 = 7U, • TRGSEL3_SRC_TRGSEL_OUT6 = 8U, • TRGSEL3_SRC_TRGSEL_OUT7 = 9U, • TRGSEL3_SRC_TRGSEL1_INPUT0 = 10U,

- TRGSEL3_SRC_TRGSEL1_INPUT1 = 11U,
- TRGSEL3_SRC_TRGSEL1_INPUT2 = 12U,
- TRGSEL3_SRC_TRGSEL1_INPUT3 = 13U,
- TRGSEL3_SRC_TRGSEL1_INPUT4 = 14U,
- TRGSEL3_SRC_TRGSEL1_INPUT5 = 15U,
- TRGSEL3_SRC_TRGSEL1_INPUT6 = 16U,
- TRGSEL3_SRC_TRGSEL1_INPUT7 = 17U,
- TRGSEL3_SRC_LU0_OUT0A = 18U,
- TRGSEL3_SRC_LU1_OUT0A = 19U,
- TRGSEL3_SRC_LU2_OUT0A = 20U,
- TRGSEL3_SRC_LU3_OUT0A = 21U,
- TRGSEL3_SRC_FTU_IN0 = 22U,
- TRGSEL3_SRC_FTU_IN1 = 23U,
- TRGSEL3_SRC_FTU_IN2 = 24U,
- TRGSEL3_SRC_FTU_IN3 = 25U,
- TRGSEL3_SRC_FTU_IN4 = 26U,
- TRGSEL3_SRC_FTU_IN5 = 27U,
- TRGSEL3_SRC_FTU_IN6 = 28U,
- TRGSEL3_SRC_FTU_IN7 = 29U,
- TRGSEL3_SRC_FTU_IN8 = 30U,
- TRGSEL3_SRC_FTU_IN9 = 31U,
- TRGSEL3_SRC_FTU_IN10 = 32U,
- TRGSEL3_SRC_FTU_IN11 = 33U,
- TRGSEL3_SRC_FTU_IN12 = 34U,
- TRGSEL3_SRC_FTU_IN13 = 35U,
- TRGSEL3_SRC_FTU_IN14 = 36U,
- TRGSEL3_SRC_FTU_IN15 = 37U,
- TRGSEL3_SRC_FTU_OUT0 = 38U,
- TRGSEL3_SRC_FTU_OUT1 = 39U,
- TRGSEL3_SRC_FTU_OUT2 = 40U,
- TRGSEL3_SRC_FTU_OUT3 = 41U,
- TRGSEL3_SRC_FTU_OUT4 = 42U,
- TRGSEL3_SRC_FTU_OUT5 = 43U,
- TRGSEL3_SRC_FTU_OUT6 = 44U,
- TRGSEL3_SRC_FTU_OUT7 = 45U,
- TRGSEL3_SRC_FTU_OUT8 = 46U,
- TRGSEL3_SRC_FTU_OUT9 = 47U,
- TRGSEL3_SRC_FTU_OUT10 = 48U,
- TRGSEL3_SRC_FTU_OUT11 = 49U,
- TRGSEL3_SRC_FTU_OUT12 = 50U,
- TRGSEL3_SRC_FTU_OUT13 = 51U,
- TRGSEL3_SRC_FTU_OUT14 = 52U,
- TRGSEL3_SRC_FTU_OUT15 = 53U,
- TRGSEL3_SRC_TPU_CH0 = 54U,

	• TRGSEL3_SRC_TPU_CH1 = 55U, • TRGSEL3_SRC_TPU_CH2 = 56U, • TRGSEL3_SRC_TPU_CH3 = 57U, • TRGSEL3_SRC_TPU_CH4 = 58U, • TRGSEL3_SRC_TPU_CH5 = 59U, • TRGSEL3_SRC_TPU_CH6 = 60U, • TRGSEL3_SRC_TPU_CH7 = 61U,
--	--

2.4.2.11 TrgSel4_SourceType (For FC7240)

Enum	TrgSel4_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux4 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL4_SRC_VSS = 0U, • TRGSEL4_SRC_VDD = 1U, • TRGSEL4_SRC_SCM_SW_TRG0 = 2U, • TRGSEL4_SRC_SCM_SW_TRG1 = 3U, • TRGSEL4_SRC_SCM_SW_TRG2 = 4U, • TRGSEL4_SRC_SCM_SW_TRG3 = 5U, • TRGSEL4_SRC_TRGSEL_IN8 = 6U, • TRGSEL4_SRC_TRGSEL_IN9 = 7U, • TRGSEL4_SRC_TRGSEL_IN10 = 8U, • TRGSEL4_SRC_TRGSEL_IN11 = 9U, • TRGSEL4_SRC_TRGSEL_IN12 = 10U, • TRGSEL4_SRC_TRGSEL_IN13 = 11U, • TRGSEL4_SRC_TRGSEL_IN14 = 12U, • TRGSEL4_SRC_TRGSEL_IN15 = 13U, • TRGSEL4_SRC_LU0_OUT0A = 14U, • TRGSEL4_SRC_LU0_OUT1A = 15U, • TRGSEL4_SRC_LU0_OUT2A = 16U, • TRGSEL4_SRC_LU0_OUT3A = 17U, • TRGSEL4_SRC_LU0_OUT0B = 18U, • TRGSEL4_SRC_LU0_OUT1B = 19U, • TRGSEL4_SRC_LU0_OUT2B = 20U, • TRGSEL4_SRC_LU0_OUT3B = 21U, • TRGSEL4_SRC_FCPIT0_CH0 = 22U, • TRGSEL4_SRC_FCPIT0_CH1 = 23U, • TRGSEL4_SRC_FCPIT0_CH2 = 24U, • TRGSEL4_SRC_FCPIT0_CH3 = 25U, • TRGSEL4_SRC_TRGSEL1_INPUT0 = 26U, • TRGSEL4_SRC_TRGSEL1_INPUT1 = 27U, • TRGSEL4_SRC_TRGSEL1_INPUT2 = 28U, • TRGSEL4_SRC_TRGSEL1_INPUT3 = 29U, • TRGSEL4_SRC_TRGSEL1_INPUT4 = 30U,

- TRGSEL4_SRC_TRGSEL1_INPUT5 = 31U,
- TRGSEL4_SRC_TRGSEL1_INPUT6 = 32U,
- TRGSEL4_SRC_TRGSEL1_INPUT7 = 33U,
- TRGSEL4_SRC_FTU0_RELOAD_TRG = 34U,
- TRGSEL4_SRC_FTU0_MATCH_TRG = 35U,
- TRGSEL4_SRC_FTU1_RELOAD_TRG = 36U,
- TRGSEL4_SRC_FTU1_MATCH_TRG = 37U,
- TRGSEL4_SRC_FTU2_RELOAD_TRG = 38U,
- TRGSEL4_SRC_FTU2_MATCH_TRG = 39U,
- TRGSEL4_SRC_FTU3_RELOAD_TRG = 40U,
- TRGSEL4_SRC_FTU3_MATCH_TRG = 41U,
- TRGSEL4_SRC_FTU4_RELOAD_TRG = 42U,
- TRGSEL4_SRC_FTU4_MATCH_TRG = 43U,
- TRGSEL4_SRC_FTU5_RELOAD_TRG = 44U,
- TRGSEL4_SRC_FTU5_MATCH_TRG = 45U,
- TRGSEL4_SRC_FTU6_RELOAD_TRG = 46U,
- TRGSEL4_SRC_FTU6_MATCH_TRG = 47U,
- TRGSEL4_SRC_FTU7_RELOAD_TRG = 48U,
- TRGSEL4_SRC_FTU7_MATCH_TRG = 49U,
- TRGSEL4_SRC_FTU0_CH0_OUT = 50U,
- TRGSEL4_SRC_FTU0_CH1_OUT = 51U,
- TRGSEL4_SRC_FTU0_CH2_OUT = 52U,
- TRGSEL4_SRC_FTU0_CH3_OUT = 53U,
- TRGSEL4_SRC_FTU0_CH4_OUT = 54U,
- TRGSEL4_SRC_FTU0_CH5_OUT = 55U,
- TRGSEL4_SRC_FTU0_CH6_OUT = 56U,
- TRGSEL4_SRC_FTU0_CH7_OUT = 57U,
- TRGSEL4_SRC_FTU3_CH0_OUT = 58U,
- TRGSEL4_SRC_FTU3_CH1_OUT = 59U,
- TRGSEL4_SRC_FTU3_CH2_OUT = 60U,
- TRGSEL4_SRC_FTU3_CH3_OUT = 61U,
- TRGSEL4_SRC_FTU3_CH4_OUT = 62U,
- TRGSEL4_SRC_FTU3_CH5_OUT = 63U,
- TRGSEL4_SRC_FTU3_CH6_OUT = 64U,
- TRGSEL4_SRC_FTU3_CH7_OUT = 65U,
- TRGSEL4_SRC_PTIMER0_ADCCH0_TRG = 66U,
- TRGSEL4_SRC_PTIMER0_PULSE = 67U,
- TRGSEL4_SRC_ADC0_EOSG0 = 68U,
- TRGSEL4_SRC_ADC0_EOSG1 = 69U,
- TRGSEL4_SRC_ADC0_EOSG2 = 70U,
- TRGSEL4_SRC_ADC0_EOSG3 = 71U,
- TRGSEL4_SRC_PTIMER1_ADCCH0_TRG = 72U,
- TRGSEL4_SRC_PTIMER1_PULSE = 73U,
- TRGSEL4_SRC_ADC1_EOSG0 = 74U,

	• TRGSEL4_SRC_ADC1_EOSG1 = 75U, • TRGSEL4_SRC_ADC1_EOSG2 = 76U, • TRGSEL4_SRC_ADC1_EOSG3 = 77U, • TRGSEL4_SRC_CMP0_OUT = 78U, • TRGSEL4_SRC_CMP1_OUT = 79U, • TRGSEL4_SRC_TPU_TRG0 = 80U, • TRGSEL4_SRC_TPU_TRG1 = 81U, • TRGSEL4_SRC_TPU_TRG2 = 82U, • TRGSEL4_SRC_TPU_TRG3 = 83U, • TRGSEL4_SRC_TPU_TRG4 = 84U, • TRGSEL4_SRC_TPU_TRG5 = 85U, • TRGSEL4_SRC_TPU_TRG6 = 86U, • TRGSEL4_SRC_TPU_TRG7 = 87U, • TRGSEL4_SRC_TPU_TRG8 = 88U, • TRGSEL4_SRC_TPU_TRG9 = 89U, • TRGSEL4_SRC_TPU_TRG10 = 90U, • TRGSEL4_SRC_TPU_TRG11 = 91U, • TRGSEL4_SRC_TPU_TRG12 = 92U, • TRGSEL4_SRC_TPU_TRG13 = 93U, • TRGSEL4_SRC_TPU_TRG14 = 94U, • TRGSEL4_SRC_TPU_TRG15 = 95U, • TRGSEL4_SRC_TPU_TRG16 = 96U, • TRGSEL4_SRC_TPU_TRG17 = 97U, • TRGSEL4_SRC_TPU_TRG18 = 98U, • TRGSEL4_SRC_TPU_TRG19 = 99U, • TRGSEL4_SRC_TPU_TRG20 = 100U, • TRGSEL4_SRC_TPU_TRG21 = 101U, • TRGSEL4_SRC_TPU_TRG22 = 102U, • TRGSEL4_SRC_TPU_TRG23 = 103U, • TRGSEL4_SRC_TPU_TRG24 = 104U, • TRGSEL4_SRC_TPU_TRG25 = 105U, • TRGSEL4_SRC_TPU_TRG26 = 106U, • TRGSEL4_SRC_TPU_TRG27 = 107U, • TRGSEL4_SRC_TPU_TRG28 = 108U, • TRGSEL4_SRC_TPU_TRG29 = 109U, • TRGSEL4_SRC_TPU_TRG30 = 110U, • TRGSEL4_SRC_TPU_TRG31 = 111U
--	--

2.4.2.12 TrgSel5_SourceType (For FC7240)

Enum	TrgSel5_SourceType (For FC7240)
Description	The enum indicates the information of Trgmux5 trigger input encoding.
Diagram	N/A
Data Fields	• TRGSEL5_SRC_VSS = 0U,

- TRGSEL5_SRC_VDD = 1U,
- TRGSEL5_SRC_SCM_SW_TRG4 = 2U,
- TRGSEL5_SRC_SCM_SW_TRG5 = 3U,
- TRGSEL5_SRC_SCM_SW_TRG6 = 4U,
- TRGSEL5_SRC_SCM_SW_TRG7 = 5U,
- TRGSEL5_SRC_TRGSEL_IN8 = 6U,
- TRGSEL5_SRC_TRGSEL_IN9 = 7U,
- TRGSEL5_SRC_TRGSEL_IN10 = 8U,
- TRGSEL5_SRC_TRGSEL_IN11 = 9U,
- TRGSEL5_SRC_TRGSEL_IN12 = 10U,
- TRGSEL5_SRC_TRGSEL_IN13 = 11U,
- TRGSEL5_SRC_ADC0_CMP = 12U,
- TRGSEL5_SRC_ADC1_CMP = 13U,
- TRGSEL5_SRC_CMP0_OUT = 14U,
- TRGSEL5_SRC_CMP1_OUT = 15U,
- TRGSEL5_SRC_FTU0_RELOAD_TRG = 16U,
- TRGSEL5_SRC_FTU0_MATCH_TRG = 17U,
- TRGSEL5_SRC_FTU1_RELOAD_TRG = 18U,
- TRGSEL5_SRC_FTU1_MATCH_TRG = 19U,
- TRGSEL5_SRC_FTU2_RELOAD_TRG = 20U,
- TRGSEL5_SRC_FTU2_MATCH_TRG = 21U,
- TRGSEL5_SRC_FTU3_RELOAD_TRG = 22U,
- TRGSEL5_SRC_FTU3_MATCH_TRG = 23U,
- TRGSEL5_SRC_FTU4_RELOAD_TRG = 24U,
- TRGSEL5_SRC_FTU4_MATCH_TRG = 25U,
- TRGSEL5_SRC_FTU5_RELOAD_TRG = 26U,
- TRGSEL5_SRC_FTU5_MATCH_TRG = 27U,
- TRGSEL5_SRC_FTU6_RELOAD_TRG = 28U,
- TRGSEL5_SRC_FTU6_MATCH_TRG = 29U,
- TRGSEL5_SRC_FTU7_RELOAD_TRG = 30U,
- TRGSEL5_SRC_FTU7_MATCH_TRG = 31U,
- TRGSEL5_SRC_LU0_OUT0A = 32U,
- TRGSEL5_SRC_LU0_OUT1A = 33U,
- TRGSEL5_SRC_LU0_OUT2A = 34U,
- TRGSEL5_SRC_LU0_OUT3A = 35U,
- TRGSEL5_SRC_LU0_OUT0B = 36U,
- TRGSEL5_SRC_LU0_OUT1B = 37U,
- TRGSEL5_SRC_LU0_OUT2B = 38U,
- TRGSEL5_SRC_LU0_OUT3B = 39U,
- TRGSEL5_SRC_ADC0_EOSG0 = 40U,
- TRGSEL5_SRC_ADC0_EOSG1 = 41U,
- TRGSEL5_SRC_ADC0_EOSG2 = 42U,
- TRGSEL5_SRC_ADC0_EOSG3 = 43U,
- TRGSEL5_SRC_ADC1_EOSG0 = 44U,

- TRGSEL5_SRC_ADC1_EOSG1 = 45U,
- TRGSEL5_SRC_ADC1_EOSG2 = 46U,
- TRGSEL5_SRC_ADC1_EOSG3 = 47U,
- TRGSEL5_SRC_FTU0_CH0_OUT = 48U,
- TRGSEL5_SRC_FTU0_CH1_OUT = 49U,
- TRGSEL5_SRC_FTU0_CH2_OUT = 50U,
- TRGSEL5_SRC_FTU0_CH3_OUT = 51U,
- TRGSEL5_SRC_FTU0_CH4_OUT = 52U,
- TRGSEL5_SRC_FTU0_CH5_OUT = 53U,
- TRGSEL5_SRC_FTU0_CH6_OUT = 54U,
- TRGSEL5_SRC_FTU0_CH7_OUT = 55U,
- TRGSEL5_SRC_TRGSEL1_INPUT0 = 56U,
- TRGSEL5_SRC_TRGSEL1_INPUT1 = 57U,
- TRGSEL5_SRC_TRGSEL1_INPUT2 = 58U,
- TRGSEL5_SRC_TRGSEL1_INPUT3 = 59U,
- TRGSEL5_SRC_TRGSEL1_INPUT4 = 60U,
- TRGSEL5_SRC_TRGSEL1_INPUT5 = 61U,
- TRGSEL5_SRC_TRGSEL1_INPUT6 = 62U,
- TRGSEL5_SRC_TRGSEL1_INPUT7 = 63U,

2.5 API Functions

2.5.1 Functions in CDD_Trgsel.h

2.5.1.1 void TrgSel_Init (const TrgSel_ConfigType *ConfigPtr)

Function	void TrgSel_Init (const TrgSel_ConfigType *ConfigPtr)	
Description	This function initializes the TRGSEL hardware components	
Diagram	<pre> graph LR TrgSel_Init[TrgSel_Init] --> TrgSel_HL_Init[TrgSel_HL_Init] TrgSel_Init --> TrgSel_ValidateGlobalCall[TrgSel_ValidateGlobalCall] TrgSel_Init --> TrgSel_ValidatePtrInit[TrgSel_ValidatePtrInit] TrgSel_HL_Init --> TrgSel_LL_Init[TrgSel_LL_Init] TrgSel_ValidateGlobalCall --> Det_ReportError[Det_ReportError] TrgSel_ValidatePtrInit --> Det_ReportError[Det_ReportError] </pre>	
Parameters	Parameter	Description
	ConfigPtr	Pointer to a selected configuration structure
Returns	N/A	

2.5.1.2 void TrgSel_DeInit (void)

Function	void TrgSel_DeInit (void)	
Description	This function de-initializes the TrgSel driver.	
Diagram	<pre> graph LR TrgSel_DeInit[TrgSel_DeInit] --> TrgSel_HL_DeInit[TrgSel_HL_DeInit] TrgSel_DeInit --> TrgSel_ValidateGlobalCall[TrgSel_ValidateGlobalCall] TrgSel_HL_DeInit --> TrgSel_LL_DeInit[TrgSel_LL_DeInit] TrgSel_ValidateGlobalCall --> Det_ReportError[Det_ReportError] </pre>	

Parameters	N/A
Returns	N/A

2.5.1.3 void TrgSel_GetVersionInfo (Std_VersionInfoType *pVersionInfo)

Function	void TrgSel_GetVersionInfo (Std_VersionInfoType *pVersionInfo)	
Description	This service returns the version information of this module.	
Diagram	<pre> graph LR A[TrgSel_GetVersionInfo] --> B[TrgSel_ValidateVersionInfoCall] B --> C[Det_ReportError] </pre>	
Parameters	Parameter	Description
	pVersionInfo	Pointer to location to store version info.
Returns	N/A	

2.5.1.4 void TrgSel_ConfigInput (TrgSel_OutputType TriggerOutput, TrgSel_SourceType TriggerSource)

Function	void TrgSel_ConfigInput (TrgSel_OutputType TriggerOutput, TrgSel_SourceType TriggerSource)	
Description	TrgSel Output Config with Input Soure.	
Diagram	<pre> graph LR A[TrgSel_ConfigInput] --> B[TrgSel_HL_Config_Sel] A --> C[TrgSel_ValidateGlobalCall] A --> D[TrgSel_ValidateTrgMuxConfigCall] B --> E[TrgSel_LL_Config_Sel] C --> F[Det_ReportError] D --> G[TrgSel_HL_Get_Lock] D --> H[TrgSel_LL_Get_Lock] D --> I[TRUE] </pre>	
Parameters	Parameter	Description
	TriggerOutput	Trigger out to be configured.
	TriggerSource	number of the input configured(sel0,sel1,sel2,sel3)
Returns	N/A	

2.5.1.5 void TrgSel_EnableLock (TrgSel_OutputType TriggerOutput)

Function	void TrgSel_EnableLock (TrgSel_OutputType TriggerOutput)	
Description	TrgSel Enable Output Lock by group	
Diagram	<pre> graph LR A[TrgSel_EnableLock] --> B[TrgSel_HL_Enable_Lock] A --> C[TrgSel_HL_Get_Lock] A --> D[TrgSel_ValidateGlobalCall] A --> E[TrgSel_ValidateTrgMuxConfig LockCall] B --> F[TrgSel_LL_Enable_Lock] C --> G[TrgSel_LL_Get_Lock] D --> H[Det_ReportError] E --> H </pre>	
Parameters	Parameter	Description
	TriggerOutput	TRGSEL Out to be locked.
Returns	N/A	

2.6 Driver Functions

2.6.1 Functions in Trgsel_Drv.c

2.6.1.1 LOCAL_INLINE void TrgSel_LL_Init (TrgSel_HwUnitType Unit, const TrgSel_OutputRegType *TrgSelOutConfig)

Function	LOCAL_INLINE void TrgSel_LL_Init (TrgSel_HwUnitType Unit, const TrgSel_OutputRegType *TrgSelOutConfig)	
Description	Low level drivers to initialize TrgSel module.	
Parameters	Parameter	Description
	Unit	Index of which TRGSEL to be configured
	TrgSelOutConfig	pointer to TrgSel configuration structure.
Returns	N/A	
Referenced By	TrgSel_HL_Init	

2.6.1.2 LOCAL_INLINE void TrgSel_LL_DeInit (TrgSel_HwUnitType Unit, const TrgSel_OutputRegType *TrgSelOutConfig)

Function	LOCAL_INLINE void TrgSel_LL_DeInit (TrgSel_HwUnitType Unit, const TrgSel_OutputRegType *TrgSelOutConfig)	
Description	Low level drivers to de-initialize TrgSel module.	
Parameters	Parameter	Description
	Unit	Index of which TRGSEL to be configured
	TrgSelOutConfig	pointer to TrgSel configuration structure.
Returns	N/A	
Referenced By	TrgSel_HL_Init	

2.6.1.3 LOCAL_INLINE void TrgSel_LL_Config_Sel (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput, TrgSel_SourceType TriggerSource)

Function	LOCAL_INLINE void TrgSel_LL_Config_Sel (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput, TrgSel_SourceType TriggerSource)	
Description	Low level drivers to config trigger of target output.	
Parameters	Parameter	Description
	Unit	Index of which TRGSEL to be configured
	TriggerOutput	Trigger out to be configured.
	TriggerSource	number of the input configured(sel0,sel1,sel2,sel3, sel4, sel5)
Returns	N/A	
Referenced By	TrgSel_HL_Config_Sel	

2.6.1.4 LOCAL_INLINE void TrgSel_LL_Enable_Lock (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput)

Function	LOCAL_INLINE void TrgSel_LL_Enable_Lock (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput)	
Description	TrgSel enable output lock by group for channel.	
Parameters	Parameter	Description
	Unit	Index of which TRGSEL to be configured
	TriggerOutput	Trigger out to be locked.

Returns	N/A
Referenced By	TrgSel_HL_Enable_Lock

2.6.1.5 LOCAL_INLINE boolean TrgSel_LL_Get_Lock (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput)

Function	LOCAL_INLINE boolean TrgSel_LL_Get_Lock (TrgSel_HwUnitType Unit, TrgSel_UnitOutputType TriggerOutput)	
Description	Check whether the selected TrgSel out is locked	
Parameters	Parameter	Description
	Unit	Index of which TRGSEL to be configured
	TriggerOutput	Trigger out selected
Returns	boolean	
Referenced By	TrgSel_HL_Get_Lock	

2.6.1.6 void TrgSel_HL_Init (TrgSel_ConfigType *pTrgSelConfig)

Function	void TrgSel_HL_Init (TrgSel_ConfigType *pTrgSelConfig)	
Description	High level drivers to initialize TrgSel module.	
Parameters	Parameter	Parameters
	pTrgSelConfig	pointer to TrgSel configuration structure.
Returns	N/A	
Referenced By	TrgSel_Init	

2.6.1.7 void TrgSel_HL_Deinit (TrgSel_ConfigType *pTrgSelConfig)

Function	void TrgSel_HL_Deinit (TrgSel_ConfigType *pTrgSelConfig)	
Description	High level drivers to de-initialize TrgSel module.	
Parameters	Parameter	Parameters
	pTrgSelConfig	pointer to TrgSel configuration structure.
Returns	N/A	
Referenced By	TrgSel_Init	

2.6.1.8 void TrgSel_HL_Config_Sel (TrgSel_OutputType TriggerOutput, TrgSel_SourceType TriggerSource)

Function	void TrgSel_HL_Config_Sel (TrgSel_OutputType TriggerOutput, TrgSel_SourceType TriggerSource)	
Description	Set the TrgSel Out with Source.	
Parameters	Parameter	Parameters
	TriggerOutput	Trigger out to be configured.
	TriggerSource	number of the input configured(sel0,sel1,sel2,sel3,sel4,sel5)
Returns	N/A	
Referenced By	TrgSel_ConfigInput	

2.6.1.9 void TrgSel_HL_Enable_Lock (TrgSel_OutputType TriggerOutput)

Function	void TrgSel_HL_Enable_Lock (TrgSel_OutputType TriggerOutput)
Description	Enable Output Lock by group.


Parameters	Parameter	Parameters
	TriggerOutput	Trigger out to be locked.
Returns	N/A	
Referenced By	TrgSel_EnableLock	

2.6.1.10 boolean TrgSel_HL_Get_Lock (TrgSel_OutputType TriggerOutput)


Function	boolean TrgSel_HL_Get_Lock (TrgSel_OutputType TriggerOutput)	
Description	Check whether the selected TrgSel Out is locked	
Parameters	Parameter	Parameters
	TriggerOutput	Trigger out selected
Returns	boolean	
Referenced By	TrgSel_EnableLock TrgSel_ConfigInput	

2.7 API Sequence Diagram


2.7.1 Initializes the TRGSEL hardware components–



2.7.2 TrgSel Output Config with Input Source



2.7.3 TrgSel Enable Output Lock




Chapter 3 Tresos Configuration Items

3.1 Container Inclusion Relation

N/A.


3.2 Containers and Variables

3.2.1 IMPLEMENTATION_CONFIG_VARIANT

Variant	IMPLEMENTATION_CONFIG_VARIANT	
Description	N/A	
Screenshot		
Properties	Property	Value
	Type	Variable: enumeration
	Label	Config Variant
	Default	VariantPrecompile
	Range	VariantPostBuild VariantPreCompile
Returns	N/A	

3.2.2 TrgSelConfigSet

There are six groups of Trgsel, including TrgSelGroup0, TrgSelGroup1, TrgSelGroup2 TrgSelGroup3, TrgSelGroup4 and TrgSelGroup5.



3.2.2.1 TrgSel Out Configuration

Since all trgsel out attributes are consistent, we choose one as an example.

Property	Value
Label	FlexTimer Unit 0 TrgSel Input 0
Type	String(Range)
Origin	AUTOSAR_ECUC
Symbolic Name	False
Default	VSS

3.2.2.2 TrgSel Out Lock Configuration

Since all trgsel out lock attributes are consistent, we choose one as an example.

Property	Value
Label	FlexTimer Unit 0-3 Trigger 0 TrgSel Lock Enable
Type	boolean
Origin	AUTOSAR_ECUC
Symbolic Name	False
Default	Flase

If Lock Enable is selected, the above four Trgsel are locked.