Rockchip Developer Guide Linux GMAC Mode Configuration

文件标识: RK-XX-XX-nnn

发布版本: V1.0.0

日期: 2021-01-16

文件密级:□绝密□秘密□内部资料 ■公开

免责声明

本文档按"现状"提供,瑞芯微电子股份有限公司("本公司",下同)不对本文档的任何陈述、信息和内容的准确性、可靠性、完整性、适销性、特定目的性和非侵权性提供任何明示或暗示的声明或保证。本文档仅作为使用指导的参考。

由于产品版本升级或其他原因,本文档将可能在未经任何通知的情况下,不定期进行更新或修改。

商标声明

"Rockchip"、"瑞芯微"、"瑞芯"均为本公司的注册商标,归本公司所有。

本文档可能提及的其他所有注册商标或商标,由其各自拥有者所有。

版权所有 © 2020 瑞芯微电子股份有限公司

超越合理使用范畴,非经本公司书面许可,任何单位和个人不得擅自摘抄、复制本文档内容的部分或全部,并不得以任何形式传播。

瑞芯微电子股份有限公司

Rockchip Electronics Co., Ltd.

地址: 福建省福州市铜盘路软件园A区18号

网址: www.rock-chips.com

客户服务电话: +86-4007-700-590

客户服务传真: +86-591-83951833

客户服务邮箱: fae@rock-chips.com

前言

概述

本文提供 Rockchip 平台以太网 GMAC 接口不同模式下的配置用例,用于解决以太网配置问题。

产品版本

| 芯片名称 | 内核版本 |
|-------------|---------------|
| ROCKCHIP 芯片 | 3.10/4.4/4.19 |

读者对象

本文档(本指南)主要适用于以下工程师:

技术支持工程师

软件开发工程师

修订记录

| 版本号 | 作者 | 修改日期 | 修改说明 |
|--------|-----|------------|------|
| V1.0.0 | 吴达超 | 2021-01-16 | 初始版本 |

Rockchip Developer Guide Linux GMAC Mode Configuration

- 1. PX30
 - 1.1 RMII Clock Output
 - 1.2 RMII Clock Input
- 2. RK1808
 - 2.1 RMII Clock Output
 - 2.2 RMII Clock Input
 - 2.3 RGMII Clock Output
 - 2.4 RGMII Clock Input
- 3. RK3128
 - 3.1 RMII Clock Output
 - 3.2 RMII Clock Input
 - 3.3 RGMII Clock Input
- 4. RK3228
 - 4.1 RMII Clock Output
 - 4.2 RMII Clock Input
 - 4.3 RGMII Clock Output
 - 4.4 RGMII Clock Input
 - 4.5 Internal EPHY
- 5. RK3288
 - 5.1 RMII Clock Output
 - 5.2 RMII Clock Input
 - 5.3 RGMII Clock Input
- 6. RK3328
 - 6.1 RMII Clock Output
 - 6.2 RMII Clock Input
 - 6.3 RGMII Clock Input
 - 6.4 Internal EPHY
- 7. RK3368
 - 7.1 RMII Clock Output
 - 7.2 RMII Clock Input
 - 7.3 RGMII Clock Input
- 8. RK3399
 - 8.1 RMII Clock Output
 - 8.2 RMII Clock Input
 - 8.3 RGMII Clock Input
- 9. RK3568
 - 9.1 RMII Clock Output
 - 9.2 RMII Clock Input
 - 9.3 RGMII PLL output 25M for PHY, PLL output 125M for TX_CLK
 - $9.4~RGMII~PLL~output~25M~for~PHY, RGMII_CLK~input~125M~for~TX_CLK$
 - 9.5 RGMII Crystal 25M for PHY, PLL output 125M for TX_CLK
 - 9.6 RGMII Crystal 25M for PHY, RGMII CLK input 125M for TX CLK
 - 9.7 SGMII
 - 9.8 QSGMII
- 10. RV1108
 - 10.1 RMII Clock Input
 - 10.2 RMII Clock Output
- 11. RV1126
 - 11.1 RGMII PLL output 25M for PHY, PLL output 125M for TX CLK
 - 11.2 RGMII PLL output 25M for PHY, RGMII Clock input 125M for TX_CLK

- 11.3 RGMII Crytal 25M for PHY, PLL output 125M for TX_CLK
- 11.4 RGMII Crytal 25M for PHY, RGMII_CLK input 125M for TX_CLK
- 11.5 RMII Clock Output
- 11.6 RMII Clock Input

不同模式下的配置主要包含了 phy mode, clock 和 pinctrl 的配置,这些配置都是关联的,需要同时配置,否则无法工作。以下是各芯片不同模式下,以 SDK 板级 DTS 为例的不同配置方式的参考。

1. PX30

1.1 RMII Clock Output

```
1 &gmac {
    phy-supply = <&vcc phy>;
         clock in out = "output";
         assigned-clocks = <&cru SCLK MAC>;
4
5
         assigned-clock-rates = <50000000>;
        snps,reset-gpio = <&gpio2 13 GPIO_ACTIVE_LOW>;
6
7
         snps,reset-active-low;
         snps, reset-delays-us = <0 50000 50000>;
8
         pinctrl-names = "default";
9
         pinctrl-0 = <&rmii pins &mac refclk 12ma>;
10
11
          status = "okay";
12 };
```

1.2 RMII Clock Input

```
1 &gmac clkin {
clock-frequency = <50000000>;
3 };
5 &gmac {
    phy-supply = <&vcc_phy>;
7
         clock in out = "input";
         assigned-clocks = <&cru SCLK MAC>;
8
9
         assigned-clock-parents = <&gmac clkin>;
         snps,reset-gpio = <&gpio2 13 GPIO ACTIVE LOW>;
         snps,reset-active-low;
         snps,reset-delays-us = <0 50000 50000>;
         pinctrl-names = "default";
         pinctrl-0 = <&rmii_pins &mac_refclk>;
          status = "okay";
16 };
```

2. RK1808

2.1 RMII Clock Output

```
1 &gmac {
    phy-supply = <&vcc_phy>;
3
          phy-mode = "rmii";
4
          clocks = <&cru SCLK GMAC>, <&cru SCLK GMAC RX TX>,
                   <&cru SCLK_GMAC_RX_TX>, <&cru SCLK_GMAC_REF>,
                    <&cru SCLK GMAC REFOUT>, <&cru ACLK GMAC>,
7
                    <&cru PCLK GMAC>, <&cru SCLK GMAC RMII SPEED>;
          clock-names = "stmmaceth", "mac clk rx",
8
9
                         "mac_clk_tx", "clk_mac_ref",
                         "clk mac refout", "aclk mac",
10
11
                         "pclk mac", "clk mac speed";
          assigned-clocks = <&cru SCLK GMAC RX TX>;
13
          assigned-clock-parents = <&cru SCLK GMAC RMII SPEED>;
          snps,reset-gpio = <&gpio0 10 GPIO_ACTIVE_LOW>;
14
15
          snps,reset-active-low;
16
          snps,reset-delays-us = <0 50000 50000>;
17
          pinctrl-names = "default";
          pinctrl-0 = <&rmii pins>;
18
          status = "okay";
19
20 };
```

2.2 RMII Clock Input

```
1 &gmac clkin {
2 clock-frequency = <50000000>;
3 };
5 &gmac {
6
          phy-supply = <&vcc phy>;
7
           phy-mode = "rmii";
           clock in out = "input";
9
           clocks = <&cru SCLK GMAC>, <&cru SCLK GMAC RX TX>,
                    <&cru SCLK GMAC RX TX>, <&cru SCLK GMAC REF>,
                    <&cru SCLK GMAC REFOUT>, <&cru ACLK GMAC>,
11
                    <&cru PCLK GMAC>, <&cru SCLK GMAC RMII SPEED>;
           clock-names = "stmmaceth", "mac clk rx",
14
                         "mac clk tx", "clk mac ref",
                         "clk mac refout", "aclk mac",
16
                         "pclk mac", "clk mac speed";
           assigned-clocks = <&cru SCLK GMAC RX TX>, <&cru SCLK GMAC>;
           assigned-clock-parents = <&cru SCLK GMAC RMII SPEED>, <&gmac clkin>;
18
19
           snps,reset-gpio = <&gpio0 10 GPIO ACTIVE LOW>;
20
           snps, reset-active-low;
21
          snps, reset-delays-us = <0 50000 50000>;
           pinctrl-names = "default";
23
          pinctrl-0 = <&rmii pins>;
           status = "okay";
24
25 };
```

2.3 RGMII Clock Output

```
1 &gmac {
2
          phy-supply = <&vcc phy>;
3
          phy-mode = "rgmii";
          clock in out = "output";
          assigned-clocks = <&cru SCLK MAC>;
          assigned-clock-rates = <125000000>;
6
7
          snps,reset-gpio = <&gpio0 10 GPIO ACTIVE LOW>;
          snps,reset-active-low;
9
          /* Reset time is 20ms, 100ms for rt18211f */
           snps, reset-delays-us = <0 20000 100000>;
          tx delay = <0x50>;
          rx delay = <0x3a>;
          status = "okay";
14 };
```

2.4 RGMII Clock Input

```
1 &gmac {
2
          phy-supply = <&vcc phy>;
          phy-mode = "rgmii";
3
          clock in out = "input";
          assigned-clocks = <&cru SCLK GMAC>;
          assigned-clock-parents = <&gmac clkin>;
6
          snps,reset-gpio = <&gpio0 10 GPIO ACTIVE LOW>;
          snps,reset-active-low;
8
9
          /* Reset time is 20ms, 100ms for rtl8211f */
10
           snps,reset-delays-us = <0 20000 100000>;
          tx delay = <0x50>;
11
          rx delay = <0x3a>;
12
13
          status = "okay";
14 };
```

3. RK3128

3.1 RMII Clock Output

```
1 &gmac {
    assigned-clocks = <&cru SCLK_MAC_SRC>;
3
          assigned-clock-rates = <50000000>;
4
         clock in out = "output";
5
         pinctrl-names = "default";
         pinctrl-0 = <&rmii_pins>;
6
         phy-supply = <&vcc phy>;
8
         phy-mode = "rmii";
9
          snps,reset-active-low;
          snps, reset-delays-us = <0 10000 50000>;
11
         snps,reset-gpio = <&gpio2 24 GPIO_ACTIVE_LOW>;
12
          status = "okay";
13 };
```

3.2 RMII Clock Input

```
1 &clkin_gmac {
2 clock-frequency = <50000000>;
3 };
5 &gmac {
6
        assigned-clocks = <&cru SCLK MAC>;
        assigned-clock-parents = <&clkin gmac>;
         clock in out = "input";
8
         pinctrl-names = "default";
9
10
         pinctrl-0 = <&rmii pins>;
11
         phy-supply = <&vcc phy>;
         phy-mode = "rmii";
12
         snps, reset-active-low;
14
         snps, reset-delays-us = <0 10000 50000>;
15
          snps,reset-gpio = <&gpio2 24 GPIO ACTIVE LOW>;
16
          status = "okay";
17 };
```

3.3 RGMII Clock Input

```
1 &gmac {
    assigned-clocks = <&cru SCLK MAC>;
3
          assigned-clock-parents = <&clkin gmac>;
          clock in out = "input";
4
5
          pinctrl-names = "default";
         pinctrl-0 = <&rgmii pins>;
6
         phy-supply = <&vcc phy>;
         phy-mode = "rgmii";
8
9
          snps,reset-active-low;
          snps,reset-delays-us = <0 20000 100000>;
11
          snps,reset-gpio = <&gpio2 24 GPIO_ACTIVE_LOW>;
12
          tx delay = <0x30>;
13
          rx delay = <0x16>;
          status = "okay";
14
15 };
```

4. RK3228

4.1 RMII Clock Output

```
1 &gmac {
2
          assigned-clocks = <&cru SCLK MAC EXTCLK>, <&cru SCLK MAC>;
          assigned-clock-parents = <&ext gmac>, <&cru SCLK MAC EXTCLK>;
          assigned-clock-rates = <0>, <50000000>;
          clock in out = "output";
6
          phy-supply = <&vcc phy>;
          phy-mode = "rmii";
         pinctrl-names = "default";
8
9
          pinctrl-0 = <&rmii pins>;
10
          snps,reset-gpio = <&gpio2 RK PD0 GPIO ACTIVE LOW>;
11
          snps,reset-active-low;
          snps, reset-delays-us = <0 20000 100000>;
12
13
          status = "okay";
14 };
```

4.2 RMII Clock Input

```
1 &ext_gmac: external-gmac-clock {
clock-frequency = <50000000>;
3 }
5 &gmac {
    assigned-clocks = <&cru SCLK_MAC_EXTCLK>, <&cru SCLK MAC>;
7
         assigned-clock-parents = <&ext gmac>, <&cru SCLK MAC EXTCLK>;
8
         clock in out = "input";
         phy-supply = <&vcc_phy>;
9
         phy-mode = "rmii";
         pinctrl-names = "default";
11
         pinctrl-0 = <&rmii pins>;
13
         snps,reset-gpio = <&gpio2 RK PD0 GPIO ACTIVE LOW>;
14
         snps,reset-active-low;
15
         snps,reset-delays-us = <0 20000 100000>;
          status = "okay";
17 };
```

4.3 RGMII Clock Output

```
1 &gmac {
2
           assigned-clocks = <&cru SCLK MAC EXTCLK>, <&cru SCLK MAC>;
3
           assigned-clock-parents = <&ext gmac>, <&cru SCLK MAC EXTCLK>;
4
          assigned-clock-rates = <0>, <125000000>;
5
           clock in out = "output";
6
          phy-supply = <&vcc phy>;
7
          phy-mode = "rgmii";
          pinctrl-names = "default";
8
9
          pinctrl-0 = <&rgmii pins>;
           snps,reset-gpio = <&gpio2 RK PD0 GPIO ACTIVE LOW>;
11
          snps, reset-active-low;
          snps, reset-delays-us = <0 20000 100000>;
12
13
          tx delay = <0x30>;
14
          rx delay = <0x10>;
15
           status = "okay";
16 };
```

4.4 RGMII Clock Input

```
1 &gmac {
           assigned-clocks = <&cru SCLK MAC EXTCLK>, <&cru SCLK MAC>;
3
          assigned-clock-parents = <&ext gmac>, <&cru SCLK MAC EXTCLK>;
4
           clock in out = "input";
5
          phy-supply = <&vcc phy>;
          phy-mode = "rgmii";
6
          pinctrl-names = "default";
          pinctrl-0 = <&rgmii pins>;
9
           snps,reset-gpio = <&gpio2 RK PD0 GPIO ACTIVE LOW>;
          snps,reset-active-low;
          snps, reset-delays-us = <0 20000 100000>;
11
12
          tx_delay = <0x30>;
13
          rx delay = <0x10>;
          status = "okay";
15 };
```

4.5 Internal EPHY

```
1 &gmac {
 2
            assigned-clocks = <&cru SCLK MAC SRC>;
           assigned-clock-rates = <50000000>;
           clock in out = "output";
           phy-supply = <&vcc phy>;
           phy-mode = "rmii";
 6
           phy-handle = <&phy>;
          status = "okay";
 8
9
           mdio {
11
                   compatible = "snps,dwmac-mdio";
                   #address-cells = <1>;
12
                   #size-cells = <0>;
14
                   phy: ethernet-phy@0 {
16
                           compatible = "ethernet-phy-id1234.d400", "ethernet-phy-
    ieee802.3-c22";
17
                           reg = <0>;
18
                            clocks = <&cru SCLK MAC PHY>;
19
                           resets = <&cru SRST MACPHY>;
                           phy-is-integrated;
21
                   };
           } ;
23 };
```

5. RK3288

5.1 RMII Clock Output

```
1 &gmac {
2
          phy-supply = <&vcc phy>;
3
          phy-mode = "rmii";
          clock in out = "output";
4
5
          assigned-clocks = <&cru SCLK MAC>;
          assigned-clock-rates = <50000000>;
6
7
          snps,reset-gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
           snps,reset-active-low;
           snps, reset-delays-us = <0 20000 1000000>;
9
           pinctrl-names = "default";
          pinctrl-0 = <&rmii pins>;
11
          status = "okay";
13 };
```

5.2 RMII Clock Input

```
1 &ext_gmac: external-gmac-clock {
clock-frequency = <50000000>;
3 }
5 &gmac {
6
    phy-supply = <&vcc phy>;
          phy-mode = "rmii";
         clock in out = "input";
9
         assigned-clocks = <&cru SCLK MAC>;
         assigned-clock-parents = <&ext gmac>;
         snps,reset-gpio = <&gpio4 RK PA7 GPIO ACTIVE HIGH>;
11
12
          snps,reset-active-low;
         snps, reset-delays-us = <0 20000 1000000>;
         pinctrl-names = "default";
14
15
         pinctrl-0 = <&rmii pins>;
          status = "okay";
17 };
```

5.3 RGMII Clock Input

```
1 &gmac {
    phy-supply = <&vcc_phy>;
3
          phy-mode = "rgmii";
         clock in out = "input";
4
5
         snps,reset-gpio = <&gpio4 RK PA7 GPIO ACTIVE HIGH>;
         snps,reset-active-low;
         snps,reset-delays-us = <0 20000 1000000>;
        assigned-clocks = <&cru SCLK_MAC>;
9
         assigned-clock-parents = <&ext gmac>;
         pinctrl-names = "default";
11
         pinctrl-0 = <&rgmii_pins>;
12
          tx delay = <0x30>;
13
          rx delay = <0x10>;
          status = "okay";
14
15 };
```

6. RK3328

6.1 RMII Clock Output

```
1 &gmac2io {
2
    phy-supply = <&vcc phy>;
         phy-mode = "rmii";
         clock in out = "output";
          assigned-clocks = <&cru SCLK MAC2IO>;
         assigned-clock-rates = <50000000>;
6
         snps,reset-gpio = <&gpio1 RK PC2 GPIO ACTIVE LOW>;
         snps,reset-active-low;
8
         snps,reset-delays-us = <0 20000 100000>;
9
         pinctrl-names = "default";
10
         pinctrl-0 = <&rmiim1 pins>;
11
          status = "okay";
13 };
```

6.2 RMII Clock Input

```
1 &clkin gmac {
        clock-frequency = <50000000>;
3 };
4
5 &gmac2io {
    phy-supply = <&vcc_phy>;
         phy-mode = "rmii";
8
         clock in out = "input";
9
          assigned-clocks = <&cru SCLK MAC2IO>, <&cru SCLK MAC2IO EXT>;
         assigned-clock-parents = <&gmac_clkin>, <&gmac_clkin>;
         snps,reset-gpio = <&gpio1 RK PC2 GPIO ACTIVE LOW>;
12
          snps,reset-active-low;
          snps,reset-delays-us = <0 20000 100000>;
          pinctrl-names = "default";
14
         pinctrl-0 = <&rmiim1 pins>;
15
16
         status = "okay";
17 };
```

6.3 RGMII Clock Input

```
&gmac2io {
2
           phy-supply = <&vcc phy>;
           phy-mode = "rgmii";
          clock in out = "input";
           assigned-clocks = <&cru SCLK MAC2IO>, <&cru SCLK MAC2IO EXT>;
           assigned-clock-parents = <&gmac clkin>, <&gmac clkin>;
6
           snps,reset-gpio = <&gpio1 RK PC2 GPIO ACTIVE LOW>;
          snps,reset-active-low;
9
          snps,reset-delays-us = <0 20000 100000>;
          pinctrl-names = "default";
          pinctrl-0 = <&rgmiim1 pins>;
11
           tx_delay = <0x26>;
12
          rx delay = <0x11>;
           status = "okay";
14
15 };
```

6.4 Internal EPHY

7. RK3368

7.1 RMII Clock Output

```
1 &gmac {
           phy-supply = <&vcc lan>;
3
           phy-mode = "rmii";
4
           clock_in_out = "output";
5
           assigned-clocks = <&cru SCLK MAC>;
           assigned-clock-rates = <50000000>;
          snps, reset-gpio = < &gpio 3 12 0>;
8
           snps,reset-active-low;
9
           snps, reset-delays-us = <0 20000 100000>;
           pinctrl-names = "default";
           pinctrl-0 = <&rmii pins>;
           status = "ok";
13 };
```

7.2 RMII Clock Input

```
1 &ext gmac {
clock-frequency = <50000000>;
3 }
4
5 &gmac {
6 phy-supply = <&vcc_lan>;
7
         phy-mode = "rmii";
         clock in out = "input";
8
9
         assigned-clocks = <&cru SCLK MAC>;
10
         assigned-clock-parents = <&ext gmac>;
         snps,reset-gpio = <&gpio3 12 0>;
         snps,reset-active-low;
          snps, reset-delays-us = <0 20000 100000>;
13
         pinctrl-names = "default";
14
15
         pinctrl-0 = <&rmii pins>;
          status = "ok";
16
17 };
```

7.3 RGMII Clock Input

```
1 &gmac {
     phy-supply = <&vcc lan>;
3
          phy-mode = "rmii";
          clock_in_out = "input";
4
5
          assigned-clocks = <&cru SCLK_MAC>;
         assigned-clock-parents = <&ext gmac>;
          snps,reset-gpio = <&gpio3 12 0>;
8
          snps,reset-active-low;
9
          snps, reset-delays-us = <0 20000 100000>;
          pinctrl-names = "default";
          pinctrl-0 = <&rmii pins>;
          status = "okay";
13 };
```

8. RK3399

8.1 RMII Clock Output

```
1 &gmac {
2
    assigned-clocks = <&cru SCLK MAC>;
        assigned-clock-rates = <50000000>;
         clock in out = "output";
         phy-supply = <&vcc phy>;
5
         phy-mode = "rmii";
6
          pinctrl-names = "default";
         pinctrl-0 = <&rmii_pins>;
8
          snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
9
10
          snps, reset-active-low;
          snps,reset-delays-us = <0 20000 100000>;
11
12
          status = "okay";
13 };
```

8.2 RMII Clock Input

```
1 &clkin gmac {
      clock-frequency = <50000000>;
3 };
4
5 &gmac {
    assigned-clocks = <&cru SCLK_RMII_SRC>;
          assigned-clock-parents = <&clkin gmac>;
8
         clock_in_out = "input";
9
         phy-supply = <&vcc phy>;
         phy-mode = "rmii";
         pinctrl-names = "default";
         pinctrl-0 = <&rmii pins>;
12
         snps,reset-gpio = <&gpio3 RK PB7 GPIO ACTIVE LOW>;
14
          snps,reset-active-low;
15
         snps,reset-delays-us = <0 20000 100000>;
16
         status = "okay";
17 };
```

8.3 RGMII Clock Input

```
1 &gmac {
2
           assigned-clocks = <&cru SCLK RMII SRC>;
3
           assigned-clock-parents = <&clkin gmac>;
          clock in out = "input";
5
           phy-supply = <&vcc phy>;
          phy-mode = "rgmii";
6
           pinctrl-names = "default";
          pinctrl-0 = <&rgmii pins>;
8
          snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
9
           snps,reset-active-low;
          snps, reset-delays-us = <0 20000 100000>;
11
           tx delay = <0x28>;
12
13
          rx_delay = <0x11>;
          status = "okay";
14
15 };
```

9. RK3568

9.1 RMII Clock Output

```
1 &gmac0 {
          phy-mode = "rmii";
           clock in out = "output";
          assigned-clocks = <&cru SCLK GMACO RX TX>, <&cru SCLK GMACO>;
4
5
           aassigned-clock-parents = <&cru SCLK GMAC0 RMII SPEED>;
6
           assigned-clock-rates = <0>, <50000000>;
7
           snps,reset-gpio = <&gpio3 RK PC2 GPIO ACTIVE LOW>;
9
           snps, reset-active-low;
           snps, reset-delays-us = <0 20000 100000>;
11
           pinctrl-names = "default";
12
           pinctrl-0 = <&gmac0_miim &gmac0_clkinout &gmac0_rx_bus2 &gmac0_tx_bus2</pre>
   &gmac0 rx er>;
           phy-handle = <&rmii phy0>;
14
           status = "okay";
16 };
17
18 &mdio0 {
19
          rgmii phy0: phy@0 {
                  compatible = "ethernet-phy-ieee802.3-c22";
21
                   reg = <0x0>;
           };
23 };
```

• gmac1m0:

```
1 &gmac1 {
phy-mode = "rmii";
3
          clock_in_out = "output";
4
          assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
          assigned-clock-parents = <&cru SCLK GMAC1 RMII SPEED>;
5
         assigned-clock-rates = <0>, <50000000>;
7
8
          snps,reset-gpio = <&gpio3 RK PC2 GPIO ACTIVE LOW>;
9
          snps,reset-active-low;
10
          snps, reset-delays-us = <0 20000 100000>;
11
         pinctrl-names = "default";
           pinctrl-0 = <&gmac1m0 miim &gmac1m0 clkinout &gmac1m0 rx bus2</pre>
13
&gmac1m0 tx bus2 &gmac1m0 rx er>;
14
15
         phy-handle = <&rmii phy1>;
16
          status = "okay";
17 };
18
19 &mdio1 {
20 rgmii_phy1: phy@0 {
21
                 compatible = "ethernet-phy-ieee802.3-c22";
                  reg = <0x0>;
          } ;
24 };
```

• gmac1m1:

```
1 &gmac1 {
2
         phy-mode = "rmii";
          clock_in_out = "output";
         assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
          assigned-clock-parents = <&cru SCLK_GMAC1_RMII_SPEED>;
          assigned-clock-rates = <0>, <50000000>;
6
        snps,reset-gpio = <&gpio3 RK PC2 GPIO ACTIVE LOW>;
9
          snps, reset-active-low;
           snps,reset-delays-us = <0 20000 100000>;
11
          pinctrl-names = "default";
12
13
          pinctrl-0 = <&gmac1m1_miim &gmac1m1_clkinout &gmac1m1_rx_bus2</pre>
  &gmac1m1 tx bus2 &gmac1m1 rx er>;
14
15
          phy-handle = <&rmii phy1>;
16
          status = "okay";
17 };
18
19 &mdio1 {
20 rmii phy1: phy@0 {
                 compatible = "ethernet-phy-ieee802.3-c22";
                 reg = <0x0>;
23
        };
24 };
```

9.2 RMII Clock Input

```
1 &gmac0_clkin{
clock-frequency = <50000000>;
3 };
5 &gmac0 {
         phy-mode = "rmii";
6
7
         clock in out = "input";
8
9
         snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
10
          snps, reset-active-low;
         snps,reset-delays-us = <0 20000 100000>;
12
        assigned-clocks = <&cru SCLK_GMACO_RX_TX>, <&cru SCLK_GMACO>;
13
         aassigned-clock-parents = <&cru SCLK GMAC0 RMII SPEED>;
14
15
         assigned-clock-rates = <0>, <50000000>;
16
         pinctrl-names = "default";
          pinctrl-0 = <&gmac0 miim &gmac0 clkinout &gmac0 rx bus2 &gmac0 tx bus2
18
&gmac0_rx_er>;
19
         phy-handle = <&rmii phy0>;
          status = "okay";
22 };
23
24 &mdio0 {
25 rgmii phy0: phy@0 {
                compatible = "ethernet-phy-ieee802.3-c22";
26
                 reg = <0x0>;
28
         } ;
29 };
```

• gmac1m0:

```
1 &gmac1_clkin{
clock-frequency = <50000000>;
3 };
4
5 &gmac1 {
         phy-mode = "rmii";
6
7
         clock in out = "input";
8
9
         snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
10
         snps, reset-active-low;
         snps,reset-delays-us = <0 20000 100000>;
         assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
        assigned-clock-parents = <&cru SCLK_GMACO_RMII_SPEED>, <&gmac1_clkni>;
13
14
         pinctrl-names = "default";
15
         pinctrl-0 = <&gmac1m0 miim &gmac1m0 clkinout &gmac1m0 rx bus2
&gmac1m0 tx bus2 &gmac1m0 rx er>;
18
         phy-handle = <&rmii phy1>;
19
          status = "okay";
20 };
21 &mdio1 {
22 rmii_phy1: phy@0 {
23
                 compatible = "ethernet-phy-ieee802.3-c22";
24
                 reg = <0x0>;
25
         };
26 };
```

• gmac1m1:

```
1 &gmac1_clkin{
clock-frequency = <50000000>;
3 };
5 &gmac1 {
    phy-mode = "rmii";
6
         clock in out = "input";
         snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
9
          snps,reset-active-low;
         snps,reset-delays-us = <0 20000 100000>;
11
         assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
12
        assigned-clock-parents = <&cru SCLK_GMAC0_RMII_SPEED>, <&gmac1_clkin>;
13
14
         pinctrl-names = "default";
          pinctrl-0 = <&gmac1m1 miim &gmac1m1 clkinout &gmac1m1 rx bus2
   &gmac1m1 tx bus2 &gmac1m1 rx er>;
17
18
         phy-handle = <&rmii phy1>;
19
          status = "okay";
20 };
21
22 &mdio1 {
rmii phy1: phy@0 {
           compatible = "ethernet-phy-ieee802.3-c22";
24
25
                req = <0x0>;
         };
27 };
```

9.3 RGMII PLL output 25M for PHY, PLL output 125M for TX_CLK

```
1 &gmac0 {
2
           phy-mode = "rgmii";
3
           clock in out = "output";
           assigned-clocks = <&cru SCLK GMAC0 RX TX>, <&cru SCLK GMAC0>, <&cru
   CLK MACO OUT>;
5
          assigned-clock-parents = <&cru SCLK GMACO RGMII SPEED>;
            assigned-clock-rates = <0>, <125000000>, <25000000>;
6
7
8
           snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
9
           snps,reset-active-high;
           /* Reset time is 20ms, 100ms for rtl8211f */
10
           snps,reset-delays-us = <0 20000 100000>;
12
          pinctrl-names = "default";
14
           pinctrl-0 = <&gmac0 miim</pre>
15
                        &gmac0 tx bus2
16
                        &gmac0 rx bus2
17
                       &gmac0 rgmii clk
18
                        &gmac0 rgmii bus
19
                        &eth0 pins>;
21
           tx delay = <0x3c>;
           rx delay = <0x2f>;
           phy-handle = <&rgmii_phy0>;
23
           status = "okay";
24
25 };
26
27 &mdio0 {
28
          rgmii_phy0: phy@0 {
                   compatible = "ethernet-phy-ieee802.3-c22";
29
                   reg = <0x0>;
                   clocks = <&cru CLK MAC0 OUT>;
          } ;
33 };
```

```
1 &gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "output";
 4
 5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
6
7
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
 8
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>, <&cru
    CLK MAC1 OUT>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>;
12
            assigned-clock-rates = <0>, <125000000>, <25000000>;
14
            pinctrl-names = "default";
15
            pinctrl-0 = <&gmac1m0 miim</pre>
16
                         &gmac1m0 tx bus2
                         &gmac1m0 rx bus2
17
18
                         &gmac1m0 rgmii clk
19
                         &gmac1m0 rgmii bus
                         &eth1m0 pins>;
21
           tx_delay = <0x4f>;
23
           rx delay = <0x26>;
24
25
            phy-handle = <&rgmii phy1>;
            status = "okay";
26
27 };
28
29 &mdio1 {
           rgmii_phy1: phy@0 {
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
                    clocks = <&cru CLK MAC1 OUT>;
34
            };
35 };
```

```
&gmac1 {
2
           phy-mode = "rgmii";
3
            clock in out = "output";
5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
6
            /* Reset time is 20ms, 100ms for rt18211f */
            snps,reset-delays-us = <0 20000 100000>;
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>, <&cru
   CLK MAC1 OUT>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>;
            assigned-clock-rates = <0>, <125000000>, <25000000>;
14
            pinctrl-names = "default";
15
            pinctrl-0 = <&gmac1m1 miim</pre>
                         &gmac1m1 tx bus2
16
                         &gmac1m1 rx bus2
17
18
                         &gmac1m1 rgmii clk
19
                         &gmac1m1 rgmii bus
                         &eth1m1 pins>;
21
           tx_delay = <0x4f>;
23
           rx delay = <0x26>;
24
25
           phy-handle = <&rgmii phy1>;
            status = "okay";
26
27 };
28
29 &mdio1 {
           rgmii phy1: phy@0 {
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
                    clocks = <&cru CLK MAC1 OUT>;
34
           };
35 };
```

9.4 RGMII PLL output 25M for PHY, RGMII_CLK input 125M for TX_CLK

```
1 &gmac0 {
2
           phy-mode = "rgmii";
3
           clock in out = "input";
           assigned-clocks = <&cru SCLK GMAC0 RX TX>, <&cru SCLK GMAC0>, <&cru
   CLK MACO OUT>;
5
          assigned-clock-parents = <&cru SCLK GMAC0 RGMII SPEED>, <&gmac0 clkin>;
            assigned-clock-rates = <0>, <125000000>, <25000000>;
6
7
8
           snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
9
           snps,reset-active-high;
           /* Reset time is 20ms, 100ms for rtl8211f */
10
           snps,reset-delays-us = <0 20000 100000>;
12
          pinctrl-names = "default";
14
           pinctrl-0 = <&gmac0 miim</pre>
15
                        &gmac0 tx bus2
16
                        &gmac0 rx bus2
17
                        &gmac0 rgmii clk
18
                         &gmac0 rgmii bus
19
                         &eth0 pins
                         &gmac0 clkinout>;
21
          tx delay = <0x3c>;
23
           rx delay = <0x2f>;
24
           phy-handle = <&rgmii_phy0>;
25
           status = "okay";
26 };
28 &mdio0 {
29
          rgmii phy0: phy@0 {
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
                   clocks = <&cru CLK MAC0 OUT>;
           } ;
34 };
```

```
1 &gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "input";
 4
 5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
6
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
8
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>, <&cru
    CLK MAC1 OUT>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
12
            assigned-clock-rates = <0>, <125000000>, <25000000>;
14
            pinctrl-names = "default";
15
            pinctrl-0 = <&gmac1m0 miim</pre>
16
                         &gmac1m0 tx bus2
17
                         &gmac1m0 rx bus2
18
                         &gmac1m0 rgmii clk
19
                         &gmac1m0 rgmii bus
                         &eth1m0 pins
21
                         &gmac1m0 clkinout>;
23
           tx delay = <0x4f>;
24
            rx_delay = <0x26>;
25
26
            phy-handle = <&rgmii phy1>;
            status = "okay";
28 };
29
30 &mdio0 {
            rgmii phy1: phy@0 {
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
34
                    clocks = <&cru CLK MACO OUT>;
            } ;
36 };
```

```
&gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "input";
 5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
 6
            /* Reset time is 20ms, 100ms for rt18211f */
            snps,reset-delays-us = <0 20000 100000>;
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>, <&cru
    CLK MAC1 OUT>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
            assigned-clock-rates = <0>, <125000000>, <25000000>;
14
            pinctrl-names = "default";
15
            pinctrl-0 = <&gmac1m1 miim</pre>
                         &gmac1m1 tx bus2
16
                         &gmac1m1 rx bus2
17
18
                         &gmac1m1 rgmii clk
19
                         &gmac1m1 rgmii bus
                         &eth1m1 pins
                         &gmac1m1 clkinout>;
21
23
            tx delay = <0x4f>;
24
            rx_delay = <0x26>;
25
26
            phy-handle = <&rgmii phy1>;
            status = "okay";
28 };
29
30 &mdio1 {
            rgmii phy1: phy@0 {
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
34
                    clocks = <&cru CLK MAC1 OUT>;
            };
36 };
```

9.5 RGMII Crystal 25M for PHY, PLL output 125M for TX_CLK

```
1 &gmac0 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "output";
 4
            assigned-clocks = <&cru SCLK_GMACO_RX_TX>, <&cru SCLK_GMACO>;
 5
            assigned-clock-parents = <&cru SCLK_GMACO_RGMII_SPEED>;
            assigned-clock-rates = <0>, <125000000>;
6
7
8
            snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
9
            snps, reset-active-high;
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps, reset-delays-us = <0 20000 100000>;
12
13
            pinctrl-names = "default";
            pinctrl-0 = <&gmac0 miim</pre>
14
15
                         &gmac0 tx bus2
16
                         &gmac0 rx bus2
                         &gmac0 rgmii clk
18
                         &gmac0 rgmii bus>;
19
20
           tx_delay = <0x3c>;
           rx delay = <0x2f>;
            phy-handle = <&rgmii phy0>;
           status = "okay";
24 };
26 &mdio0 {
            rgmii phy0: phy@0 {
28
                   compatible = "ethernet-phy-ieee802.3-c22";
29
                   reg = <0x0>;
            } ;
31 };
```

```
1
   &gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "output";
 4
 5
            snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
            snps, reset-active-low;
6
 7
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
 8
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>;
12
            assigned-clock-rates = <0>, <125000000>;
13
           pinctrl-names = "default";
14
15
            pinctrl-0 = <&gmac1m0 miim
16
                         &gmac1m0 tx bus2
                         &gmac1m0 rx bus2
18
                         &gmac1m0 rgmii clk
19
                         &gmac1m0 rgmii bus>;
20
           tx delay = <0x4f>;
           rx delay = <0x26>;
24
            phy-handle = <&rgmii_phy1>;
25
            status = "okay";
26 };
28 &mdio1 {
29
            rgmii_phy1: phy@0 {
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
            };
33 };
```

```
&gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "output";
 5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
 6
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>;
11
            assigned-clock-rates = <0>, <125000000>;
12
13
            pinctrl-names = "default";
14
            pinctrl-0 = <&gmac1m1 miim</pre>
16
                         &gmac1m1 tx bus2
                         &gmac1m1 rx bus2
                         &gmac1m1 rgmii clk
18
19
                         &gmac1m1 rgmii bus>;
20
           tx delay = <0x4f>;
            rx delay = <0x26>;
24
            phy-handle = <&rgmii phy1>;
            status = "okay";
25
26 };
28 &mdio1 {
29
           rgmii_phy1: phy@0 {
                  compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
            };
33 };
```

9.6 RGMII Crystal 25M for PHY, RGMII_CLK input 125M for TX_CLK

```
1 &gmac0 {
2
           phy-mode = "rgmii";
3
           clock in out = "input";
4
           assigned-clocks = <&cru SCLK_GMACO_RX_TX>, <&cru SCLK_GMACO>;
5
           assigned-clock-parents = <&cru SCLK_GMACO_RGMII_SPEED>, <&gmacO_clkin>;
           assigned-clock-rates = <0>, <125000000>;
6
7
8
           snps,reset-gpio = <&gpio2 RK PD3 GPIO ACTIVE LOW>;
9
           snps, reset-active-high;
           /* Reset time is 20ms, 100ms for rtl8211f */
10
           snps, reset-delays-us = <0 20000 100000>;
12
13
           pinctrl-names = "default";
           pinctrl-0 = <&gmac0 miim</pre>
14
15
                        &gmac0 tx bus2
16
                        &gmac0 rx bus2
                         &gmac0 rgmii clk
18
                        &gmac0 rgmii bus
19
                         &gmac0 clkinout>;
20
          tx delay = <0x3c>;
           rx delay = <0x2f>;
          phy-handle = <&rgmii phy0>;
24
           status = "okay";
25 };
26
27 &mdio0 {
28
        rgmii phy0: phy@0 {
29
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
           } ;
32 };
```

```
1 &gmac1 {
 2
           phy-mode = "rgmii";
 3
            clock in out = "input";
 4
 5
            snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
            snps, reset-active-low;
6
7
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
8
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&gmac1 clkin>;
12
            assigned-clock-rates = <0>, <125000000>;
13
           pinctrl-names = "default";
14
15
            pinctrl-0 = <&gmac1m0 miim
16
                         &gmac1m0 tx bus2
                         &gmac1m0 rx bus2
18
                         &gmac1m0 rgmii clk
19
                         &gmac1m0 rgmii bus
20
                         &gmac1m0_clkinout>;
           tx delay = <0x4f>;
           rx delay = <0x26>;
24
25
           phy-handle = <&rgmii_phy1>;
26
            status = "okay";
27 };
28
29 &mdio1 {
          rgmii phy1: phy@0 {
                   compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
           } ;
34 };
```

```
1
    &gmac1 {
 2
            phy-mode = "rgmii";
            clock in out = "input";
 4
 5
            snps,reset-gpio = <&gpio2 RK PD1 GPIO ACTIVE LOW>;
            snps, reset-active-low;
 6
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
 8
9
            assigned-clocks = <&cru SCLK GMAC1 RX TX>, <&cru SCLK GMAC1>;
            assigned-clock-parents = <&cru SCLK GMAC1 RGMII SPEED>, <&qmac1 clkin>;
11
            assigned-clock-rates = <0>, <125000000>;
14
            pinctrl-names = "default";
            pinctrl-0 = <&gmac1m1 miim</pre>
16
                         &gmac1m1 tx bus2
                          &gmac1m1 rx bus2
                         &gmac1m1 rgmii clk
18
19
                          &gmac1m1 rgmii bus
20
                          &gmac1m1 clkinout>;
            tx delay = <0x4f>;
            rx delay = <0x26>;
24
25
            phy-handle = <&rgmii_phy1>;
26
            status = "okay";
   };
28
29 &mdio1 {
           rgmii phy1: phy@0 {
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
            };
34 };
```

9.7 SGMII

DTS 除了配置 gmac 和 mac phy 节点外,还需要配置 xpcs 和 combophy 节点。

combophy

其中属性 rockchip, sgmii-mac-sel 表示使用的是哪个 gmac:

```
1 &combphy1_usq {
2     rockchip,sgmii-mac-sel = <0>; /* Use gmac0 as sgmii */
3     status = "okay";
4 };
```

• xpcs

```
1 &xpcs {
2          status = "okay";
3 };
```

• gmac0

```
1 &gmac0 {
           phy-mode = "sgmii";
3
4
          rockchip,pipegrf = <&pipegrf>;
           rockchip,xpcs = <&xpcs>;
6
           snps,reset-gpio = <&gpio2 RK PC2 GPIO ACTIVE LOW>;
8
          snps,reset-active-low;
           snps,reset-delays-us = <0 20000 100000>;
9
10
          assigned-clocks = <&cru SCLK GMAC0 RX TX>;
           assigned-clock-parents = <&gmac0 xpcsclk>;
14
          pinctrl-names = "default";
15
           pinctrl-0 = <&gmac0_miim>;
16
          power-domains = <&power RK3568 PD PIPE>;
          phys = <&combphy1 usq PHY TYPE SGMII>;
18
19
           phy-handle = <&sgmii_phy>;
           status = "okay";
21 };
23 &mdio0 {
24
          sgmii phy: phy@1 {
25
                  compatible = "ethernet-phy-ieee802.3-c22";
26
                  reg = \langle 0x1 \rangle;
           } ;
28 };
```

```
1 &gmac1 {
2
          phy-mode = "sgmii";
3
4
           rockchip,pipegrf = <&pipegrf>;
           rockchip,xpcs = <&xpcs>;
6
           snps,reset-gpio = <&gpio2 RK PC2 GPIO ACTIVE LOW>;
           snps,reset-active-low;
8
9
           snps, reset-delays-us = <0 20000 100000>;
           assigned-clocks = <&cru SCLK GMAC1 RX TX>;
           assigned-clock-parents = <&gmac1 xpcsclk>;
12
13
          pinctrl-names = "default";
14
           pinctrl-0 = <&gmac1 miim>;
16
           power-domains = <&power RK3568 PD PIPE>;
          phys = <&combphy1 usq PHY TYPE SGMII>;
18
19
           phy-handle = <&sgmii phy>;
20
           status = "okay";
21 };
23 &mdio1 {
24
        sgmii_phy: phy@1 {
                 compatible = "ethernet-phy-ieee802.3-c22";
25
26
                  reg = <0x1>;
           };
28 };
```

9.8 QSGMII

同 SGMIII 类似,DTS 除了配置 gmac 和 mac phy 节点外,还需要配置 xpcs 和 combophy 节点。

· combophy

• xpcs

```
1 &xpcs {
2     status = "okay";
3 };
```

```
&gmac0 {
2
        phy-supply = <&pcie20 3v3>;
        phy-mode = "qsqmii";
4
        rockchip,xpcs = <&xpcs>;
5
        snps,reset-gpio = <&gpio2 RK PC2 GPIO ACTIVE LOW>;
6
7
        snps, reset-active-low;
        snps,reset-delays-us = <0 20000 100000>;
8
9
        assigned-clocks = <&cru SCLK GMAC0 RX TX>;
11
        assigned-clock-parents = <&gmac0 xpcsclk>;
12
        pinctrl-names = "default";
13
14
        pinctrl-0 = <&gmac0 miim>;
16
        power-domains = <&power RK3568 PD PIPE>;
        phys = <&combphy2 psq PHY TYPE QSGMII>;
        phy-handle = <&qsgmii_phy0>;
18
19
20
        status = "okay";
21 };
23 &gmac1 {
24
        phy-supply = <\&pcie20 3v3>;
25
        phy-mode = "qsgmii";
26
        assigned-clocks = <&cru SCLK GMAC1 RX TX>;
28
        assigned-clock-parents = <&gmac1 xpcsclk>;
29
        power-domains = <&power RK3568 PD PIPE>;
        phy-handle = <&qsgmii phy1>;
       status = "okay";
34 };
36 &mdio0 {
        qsgmii phy0: phy@0 {
           compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
38
39
            reg = <0x0>;
40
        };
41
        qsgmii phy1: phy@1 {
            compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
42
43
            reg = <0x1>;
44
        };
45
        qsgmii phy2: phy@2 {
            compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
46
47
            reg = <0x2>;
48
       };
49
        qsgmii phy3: phy@3 {
            compatible = "ethernet-phy-id001c.c942", "ethernet-phy-ieee802.3-c22";
            reg = <0x3>;
        };
53 };
```

10. RV1108

10.1 RMII Clock Input

```
1 gmac clkin: gmac clkin {
          compatible = "fixed-clock";
           clock-output-names = "gmac clkin";
4
          clock-frequency = <50000000>;
          #clock-cells = <0>;
6 };
7
8 &gmac {
9
         phy-mode = "rmii";
          clock in out = "input";
10
          assigned-clocks = <&cru SCLK MAC>;
          assigned-clock-parents = <&gmac clkin>;
          snps, reset-qpio = < & qpio 3 12 0>;
14
          snps,reset-active-low;
          snps,reset-delays-us = <0 20000 100000>;
          pinctrl-names = "default";
16
          pinctrl-0 = <&rmii pins>;
          status = "ok";
18
19 };
```

10.2 RMII Clock Output

```
1 &gmac {
    phy-mode = "rmii";
3
          clock in out = "output";
4
          assigned-clocks = <&cru SCLK MAC>;
5
          assigned-clock-rates = <50000000>;
          snps, reset-gpio = < \&gpio3 12 0>;
6
          snps, reset-active-low;
8
          snps, reset-delays-us = <0 20000 100000>;
9
          pinctrl-names = "default";
         pinctrl-0 = <&rmii pins>;
          status = "ok";
12 };
```

11. RV1126

11.1 RGMII PLL output 25M for PHY, PLL output 125M for TX_CLK

• gmac m0

```
&gmac {
           phy-mode = "rgmii";
3
          clock in out = "output";
4
5
          snps,reset-gpio = <&gpio3 RK PAO GPIO ACTIVE LOW>;
6
           snps, reset-active-low;
          /* Reset time is 20ms, 100ms for rtl8211f */
          snps, reset-delays-us = <0 20000 100000>;
9
10
          assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
   CLK GMAC ETHERNET OUT>;
11
           assigned-clock-parents = <&cru CLK GMAC SRC M0>, <&cru RGMII MODE CLK>;
           assigned-clock-rates = <125000000>, <0>, <25000000>;
13
14
          pinctrl-names = "default";
15
           pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4 &clkm0 out ethernet>;
16
          tx delay = <0x2a>;
17
18
           rx delay = <0x1a>;
19
20
          phy-handle = <&phy>;
           status = "okay";
22 };
24 &mdio {
          phy: phy@0 {
26
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
                   clocks = <&cru CLK GMAC ETHERNET OUT>;
28
29
           };
30 };
```

```
1 &gmac {
2
          phy-mode = "rgmii";
3
           clock in out = "output";
5
           snps,reset-gpio = <&gpio3 RK PA0 GPIO ACTIVE LOW>;
           snps, reset-active-low;
6
           /* Reset time is 20ms, 100ms for rtl8211f */
           snps, reset-delays-us = <0 20000 100000>;
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
   CLK GMAC ETHERNET OUT>;
           assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
12
           assigned-clock-rates = <125000000>, <0>, <25000000>;
14
          pinctrl-names = "default";
15
           pinctrl-0 = <&rgmiim1 miim &rgmiim1 bus2 &rgmiim1 bus4 &clkm1 out ethernet>;
16
          tx delay = <0x2a>;
17
18
           rx delay = <0x1a>;
19
          phy-handle = <&phy>;
           status = "okay";
21
22 };
23
24 &mdio {
25
         phy: phy@0 {
26
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
                   clocks = <&cru CLK_GMAC_ETHERNET_OUT>;
28
29
          };
30 };
```

11.2 RGMII PLL output 25M for PHY, RGMII Clock input 125M for TX CLK

```
1 &gmac {
2
           phy-mode = "rgmii";
3
           clock in out = "input";
4
5
           snps,reset-gpio = <&gpio3 RK PAO GPIO ACTIVE LOW>;
           snps, reset-active-low;
6
7
            /* Reset time is 20ms, 100ms for rtl8211f */
            snps,reset-delays-us = <0 20000 100000>;
8
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
   CLK GMAC ETHERNET OUT>;
           assigned-clock-parents = <&cru CLK GMAC SRC M0>, <&cru RGMII MODE CLK>;
12
           assigned-clock-rates = <125000000>, <0>, <25000000>;
14
           pinctrl-names = "default";
           pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4 &clkm0 out ethernet>;
15
16
17
          tx delay = <0x2a>;
18
           rx delay = <0x1a>;
19
          phy-handle = <&phy>;
21
           status = "okay";
22 };
23
24 &mdio {
25
          phy: phy@0 {
26
                    compatible = "ethernet-phy-ieee802.3-c22";
                    reg = <0x0>;
28
                   clocks = <&cru CLK_GMAC_ETHERNET_OUT>;
29
           };
30 };
```

```
1 &gmac {
2
          phy-mode = "rgmii";
3
           clock in out = "input";
5
           snps, reset-gpio = <&gpio3 RK PA0 GPIO ACTIVE LOW>;
           snps, reset-active-low;
6
           /* Reset time is 20ms, 100ms for rt18211f */
           snps, reset-delays-us = <0 20000 100000>;
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
   CLK GMAC ETHERNET OUT>;
           assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
12
           assigned-clock-rates = <125000000>, <0>, <25000000>;
14
          pinctrl-names = "default";
           pinctrl-0 = <&rgmiim1 miim &rgmiim1_bus2 &rgmiim1_bus4 &clkm1_out_ethernet>;
15
16
          tx delay = <0x2a>;
17
18
           rx delay = <0x1a>;
19
          phy-handle = <&phy>;
           status = "okay";
21
22 };
23
24 &mdio {
25
          phy: phy@0 {
26
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
                   clocks = <&cru CLK_GMAC_ETHERNET_OUT>;
28
29
          } ;
30 };
```

11.3 RGMII Crytal 25M for PHY, PLL output 125M for TX_CLK

```
1 &gmac {
2
           phy-mode = "rgmii";
3
           clock in out = "output";
4
5
          snps,reset-gpio = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>;
           snps, reset-active-low;
6
7
           /* Reset time is 20ms, 100ms for rtl8211f */
           snps,reset-delays-us = <0 20000 100000>;
8
9
10
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
           assigned-clock-parents = <&cru CLK GMAC SRC MO>, <&cru RGMII MODE CLK>;
           assigned-clock-rates = <125000000>, <0>;
13
          pinctrl-names = "default";
14
15
           pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4 &clkm0 out ethernet>;
16
          tx delay = <0x2a>;
18
          rx delay = <0x1a>;
19
20
          phy-handle = <&phy>;
          status = "okay";
22 };
24 &mdio {
25 phy: phy@0 {
26
                  compatible = "ethernet-phy-ieee802.3-c22";
                  reg = <0x0>;
28
          };
29 };
```

```
1 &gmac {
2
          phy-mode = "rgmii";
3
           clock in out = "output";
5
           snps,reset-gpio = <&gpio3 RK PA0 GPIO ACTIVE LOW>;
           snps, reset-active-low;
6
           /* Reset time is 20ms, 100ms for rtl8211f */
           snps, reset-delays-us = <0 20000 100000>;
9
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
           assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
11
           assigned-clock-rates = <125000000>, <0>;
12
13
          pinctrl-names = "default";
14
15
           pinctrl-0 = <&rgmiim1 miim &rgmiim1 bus2 &rgmiim1 bus4 &clkm1 out ethernet>;
16
          tx delay = <0x2a>;
          rx delay = <0x1a>;
18
19
20
          phy-handle = <&phy>;
          status = "okay";
22 };
24 &mdio {
25 phy: phy@0 {
26
                  compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
28
          } ;
29 };
```

11.4 RGMII Crytal 25M for PHY, RGMII_CLK input 125M for TX_CLK

```
1 &gmac {
2
          phy-mode = "rgmii";
3
           clock in out = "input";
4
5
          snps,reset-gpio = <&gpio3 RK PA0 GPIO ACTIVE LOW>;
           snps, reset-active-low;
6
7
           /* Reset time is 20ms, 100ms for rtl8211f */
           snps,reset-delays-us = <0 20000 100000>;
8
           assigned-clocks = <&cru CLK_GMAC_RGMII_MO>, <&cru CLK_GMAC_SRC_MO>, <&cru
10
   CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
           assigned-clock-parents = <&gmac clkin m0>, <&cru CLK GMAC RGMII M0>, <&cru
   CLK_GMAC_SRC_M0>, <&cru RGMII_MODE_CLK>;
13
          pinctrl-names = "default";
           pinctrl-0 = <&rgmiim0 miim &rgmiim0 bus2 &rgmiim0 bus4>;
14
15
16
          tx delay = <0x2a>;
17
          rx delay = <0x1a>;
18
19
          phy-handle = <&phy>;
20
           status = "okay";
21 };
23 &mdio {
24
          phy: phy@0 {
                   compatible = "ethernet-phy-ieee802.3-c22";
26
                   reg = <0x0>;
          };
28 };
```

```
1 &gmac {
2
           phy-mode = "rgmii";
3
           clock in out = "input";
5
           snps,reset-gpio = <&gpio3 RK_PA0 GPIO_ACTIVE_LOW>;
           snps, reset-active-low;
6
           /* Reset time is 20ms, 100ms for rtl8211f */
           snps,reset-delays-us = <0 20000 100000>;
           assigned-clocks = <&cru CLK GMAC SRC>, <&cru CLK GMAC TX RX>, <&cru
   CLK GMAC ETHERNET OUT>;
           assigned-clock-parents = <&cru CLK GMAC SRC M1>, <&cru RGMII MODE CLK>;
12
           assigned-clock-rates = <125000000>, <0>, <25000000>;
14
           pinctrl-names = "default";
           pinctrl-0 = <&rgmiim1 miim &rgmiim1 bus2 &rgmiim1 bus4>;
15
16
17
          tx delay = <0x2a>;
18
           rx delay = <0x1a>;
19
          phy-handle = <&phy>;
21
           status = "okay";
22 };
23
24 &mdio {
25
          phy: phy@0 {
26
                   compatible = "ethernet-phy-ieee802.3-c22";
                   reg = <0x0>;
28
          } ;
29 };
```

11.5 RMII Clock Output

```
1 &gmac {
2
          phy-mode = "rmii";
3
          clock in out = "output";
5
          snps,reset-gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
          snps,reset-active-low;
6
           snps, reset-delays-us = <0 50000 50000>;
          assigned-clocks = <&cru CLK_GMAC_SRC_MO>, <&cru CLK_GMAC_SRC>, <&cru
  CLK GMAC TX RX>;
          assigned-clock-rates = <0>, <50000000>;
10
           assigned-clock-parents = <&cru CLK GMAC RGMII M0>, <&cru CLK GMAC SRC M0>,
   <&cru RMII_MODE_CLK>;
13
          pinctrl-names = "default";
          pinctrl-0 = <&rmiim0 miim &rgmiim0 rxer &rmiim0 bus2 &rgmiim0 mclkinout>;
14
15
16
          phy-handle = <&phy>;
17
          status = "okay";
18 };
19
20 &mdio {
21 phy: phy@0 {
22
                  compatible = "ethernet-phy-ieee802.3-c22";
                  reg = <0x0>;
24
          };
25 };
```

```
1 &gmac {
2
          phy-mode = "rmii";
3
          clock in out = "output";
5
          snps,reset-gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
          snps,reset-active-low;
6
           snps,reset-delays-us = <0 50000 50000>;
          assigned-clocks = <&cru CLK_GMAC_SRC_M1>, <&cru CLK_GMAC_SRC>, <&cru
  CLK GMAC TX RX>;
          assigned-clock-rates = <0>, <50000000>;
10
           assigned-clock-parents = <&cru CLK GMAC RGMII M1>, <&cru CLK GMAC SRC M1>,
   <&cru RMII MODE CLK>;
13
          pinctrl-names = "default";
          pinctrl-0 = <&rmiim1 miim &rgmiim1 rxer &rmiim10 bus2 &rgmiim1 mclkinout>;
14
15
          phy-handle = <&phy>;
16
17
          status = "okay";
18 };
19
20 &mdio {
21 phy: phy@0 {
22
                  compatible = "ethernet-phy-ieee802.3-c22";
23
                  reg = <0x0>;
24
          };
25 };
```

11.6 RMII Clock Input

```
1 &gmac_clkin_m0 {
clock-frequency = <50000000>;
3 };
5 &gmac {
6 phy-mode = "rmii";
         clock in out = "input";
8
9
         snps,reset-gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
10
          snps, reset-active-low;
          snps,reset-delays-us = <0 50000 50000>;
11
12
13
         assigned-clocks = <&cru CLK GMAC RGMII M0>, <&cru CLK GMAC SRC M0>, <&cru
  CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
14
          assigned-clock-rates = <0>, <0>, <50000000>;
          assigned-clock-parents = <&gmac clkin m0>,<&cru CLK GMAC RGMII M0>, <&cru
CLK GMAC SRC M0>, <&cru RMII MODE CLK>;
16
          pinctrl-names = "default";
18
          pinctrl-0 = <&rmiim0 miim &rgmiim0 rxer &rmiim0 bus2</pre>
&rgmiim0 mclkinout level0>;
19
         phy-handle = <&phy>;
21
          status = "okay";
22 };
23
24 &mdio {
25 phy: phy@0 {
26
                 compatible = "ethernet-phy-ieee802.3-c22";
27
                 reg = <0x0>;
28
         };
29 };
```

```
1 &gmac_clkin_m1 {
2 clock-frequency = <50000000>;
3 };
5 &gmac {
6
    phy-mode = "rmii";
         clock in out = "input";
9
         snps,reset-gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_LOW>;
10
          snps, reset-active-low;
          snps,reset-delays-us = <0 50000 50000>;
11
12
13
         assigned-clocks = <&cru CLK GMAC RGMII M1>, <&cru CLK GMAC SRC M1>, <&cru
  CLK GMAC SRC>, <&cru CLK GMAC TX RX>;
14
          assigned-clock-rates = <0>, <0>, <50000000>;
          assigned-clock-parents = <&gmac clkin m1>,<&cru CLK GMAC RGMII M1>, <&cru
CLK GMAC SRC M1>, <&cru RMII MODE CLK>;
16
          pinctrl-names = "default";
18
          pinctrl-0 = <&rmiim1 miim &rgmiim1 rxer &rmiim1 bus2</pre>
&rgmiim1 mclkinout level0>;
19
         phy-handle = <&phy>;
21
          status = "okay";
22 };
23
24 &mdio {
25 phy: phy@0 {
26
                 compatible = "ethernet-phy-ieee802.3-c22";
27
                  reg = <0x0>;
28
         } ;
29 };
```