

NOT FOR PUBLIC RELEASE

RTL8367N-VB-CG

SINGLE-CHIP 5-PORT 10/100/1000M SWITCH CONTROLLER

DATASHEET

(CONFIDENTIAL: Development Partners Only)

Rev. 1.0 30 March 2016

Track ID: JATR-8275-15



Realtek Semiconductor Corp.

www.realtek.com



COPYRIGHT

©2016 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document 'as is', without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the hardware and software engineer's general information on the Realtek RTL8367N-VB IC.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

REVISION HISTORY

Revision	Release Date	Summary
1.0	2016/03/30	First Release.



Table of Contents

1.	GEN	NERAL DESCRIPTION	1
2.	FEA	TURES	3
3.		TEM APPLICATIONS	
4.		LICATION EXAMPLE	
4.			
	4.1.	5-Port 1000Base-T Switch	
5.	BLO	OCK DIAGRAM	6
6.	PIN	ASSIGNMENTS	7
	6.1.	PACKAGE IDENTIFICATION	
	6.2.	PIN ASSIGNMENTS TABLE	8
7.	PIN	DESCRIPTIONS	10
	7.1.	MEDIA DEPENDENT INTERFACE PINS.	10
	7.2.	LED PINS	
	7.3.	CONFIGURATION STRAPPING PINS	
	7.3.1		
	7.4.	MANAGEMENT INTERFACE PINS	
	7.5.	TEST PINS	
	7.6.	MISCELLANEOUS PINS	14
	7.7.	POWER AND GND PINS	15
8.	PHY	SICAL LAYER FUNCTIONAL OVERVIEW	16
	8.1.	MDI Interface	16
	8.2.	1000Base-T Transmit Function	
	8.3.	1000Base-T Receive Function	
	8.4.	100Base-TX Transmit Function	
	8.5.	100Base-TX Receive Function	
	8.6.	10Base-T Transmit Function	
	8.7.	10Base-T Receive Function	
	8.8.	AUTO-NEGOTIATION FOR UTP	
	8.9.	CROSSOVER DETECTION AND AUTO CORRECTION	
	8.10.	POLARITY CORRECTION	
9.	GEN	NERAL FUNCTION DESCRIPTION	19
	9.1.	RESET	19
	,	'. Hardware Reset	
	9.1.2		
	9.2.	IEEE 802.3x Full Duplex Flow Control	
	9.3.	HALF DUPLEX FLOW CONTROL	
	9.3.1		
	9.4.	SEARCH AND LEARNING	
	9.5.	SVL AND IVL/SVL	
	9.6.	ILLEGAL FRAME FILTERING	
	9.7.	IEEE 802.3 RESERVED GROUP ADDRESSES FILTERING CONTROL	
	9.8.	BROADCAST/MULTICAST/UNKNOWN DA STORM CONTROL	
	9.9.	PORT SECURITY FUNCTION	
	9.10.	MIB COUNTERS	
	9.11.	PORT MIRRORING	
	9.12.	VLAN FUNCTION	



9.12		
9.12		
9.12		
9.12		
9.13.	· ·	
9.13	1	
9.13	7 0	
9.13	7 2 0	
9.13	1 2	
9.13		
9.14.	IGMP & MLD SNOOPING FUNCTION	
9.15.	IEEE 802.1x Function	
9.15		
9.15		
9.15		
9.15		
9.15		
9.15	1	
9.15		
9.16.	IEEE 802.1D FUNCTION	
9.17.	EMBEDDED 8051	
9.18.	REALTEK CABLE TEST (RTCT)	
9.19.	LED INDICATORS	
9.20.	GREEN ETHERNET	
9.20		
9.20	0	
9.21.	IEEE 802.3az Energy Efficient Ethernet (EEE) Function	
10. II	NTERFACE DESCRIPTIONS	34
10.1.	EEPROM SMI HOST TO EEPROM	34
10.2.	EEPROM SMI SLAVE FOR EXTERNAL CPU	35
11. R	REGISTER DESCRIPTIONS	36
11. N		
11.1.	PCS REGISTER (PHY 0~4)	
11.2.	REGISTER 0: CONTROL	
11.3.	REGISTER 1: STATUS	
11.4.	REGISTER 2: PHY IDENTIFIER 1	
11.5.	REGISTER 3: PHY IDENTIFIER 2	
11.6.	REGISTER 4: AUTO-NEGOTIATION ADVERTISEMENT	
11.7.	REGISTER 5: AUTO-NEGOTIATION LINK PARTNER ABILITY	
11.8.	REGISTER 6: AUTO-NEGOTIATION EXPANSION	
11.9.	REGISTER 7: AUTO-NEGOTIATION PAGE TRANSMIT REGISTER	
11.10.	REGISTER 8: AUTO-NEGOTIATION LINK PARTNER NEXT PAGE REGISTER	
11.11.	REGISTER 9: 1000BASE-T CONTROL REGISTER	
11.12.	REGISTER 10: 1000BASE-T STATUS REGISTER	
11.13.	REGISTER 15: EXTENDED STATUS	43
12. E	LECTRICAL CHARACTERISTICS	44
12.1.	ABSOLUTE MAXIMUM RATINGS	44
12.1.	RECOMMENDED OPERATING RANGE	
12.3.	THERMAL CHARACTERISTICS.	
12.3.		
12.3	· · · · · · · · · · · · · · · · · · ·	
12.3	<u>.</u>	
12.3		
12.5	Inc. man I enjoi make of \$11. 00 on I ob office of the Convection	



12.3.5. Thermal Performance of QFN-88 on PCB Under Forced Convection	46
12.4. DC CHARACTERISTICS	
12.5. AC CHARACTERISTICS	47
12.5.1. EEPROM SMI Host Mode Timing Characteristics	47
12.5.2. EEPROM SMI Slave Mode Timing Characteristics	48
12.5.3. MDIO Slave Mode Timing Characteristics	49
12.6. POWER AND RESET CHARACTERISTICS	50
13. MECHANICAL DIMENSIONS	51
13.1. MECHANICAL DIMENSIONS NOTES	52
14. ORDERING INFORMATION	53



List of Tables

8
10
11
12
13
13
14
14
15
18
22
28
31
36
37
38
39
39
39
40
41
41
42
42
43
43
44
44
45
45
45
46
46
46
48
48
49
50
53



List of Figures

FIGURE 1. 5-PORT 1000BASE-T SWITCH	5
FIGURE 2. BLOCK DIAGRAM	6
FIGURE 3. PIN ASSIGNMENTS	7
FIGURE 4. CONCEPTUAL EXAMPLE OF POLARITY CORRECTION	18
FIGURE 5. PROTOCOL-BASED VLAN FRAME FORMAT AND FLOW CHART	25
FIGURE 6. MAX-MIN SCHEDULING DIAGRAM	27
FIGURE 7. PULL-UP AND PULL-DOWN OF LED PINS FOR SINGLE-COLOR LED	32
FIGURE 8. PULL-UP AND PULL-DOWN OF LED PINS FOR BI-COLOR LED	32
FIGURE 9. SMI START AND STOP COMMAND	
FIGURE 10. EEPROM SMI HOST TO EEPROM	
FIGURE 11. EEPROM SMI HOST MODE FRAME	34
FIGURE 12. EEPROM SMI WRITE COMMAND FOR SLAVE MODE	35
FIGURE 13. EEPROM SMI READ COMMAND FOR SLAVE MODE.	35
FIGURE 14. EEPROM SMI HOST MODE TIMING CHARACTERISTICS	47
FIGURE 15. SCK/SDA POWER ON TIMING	47
FIGURE 16. EEPROM AUTO-LOAD TIMING.	47
FIGURE 17. EEPROM SMI SLAVE MODE TIMING CHARACTERISTICS	48
FIGURE 18. MDIO SOURCED BY MASTER (RTL8367N-VB LINK PARTNER CPU)	49
FIGURE 19. MDIO SOURCED BY SLAVE (RTL8367N-VB)	
FIGURE 20. POWER AND RESET CHARACTERISTICS	



1. General Description

The RTL8367N-VB-CG is a QFN88, high-performance 5-port 10/100/1000M Ethernet switch with an integrated low-power 5-port Giga-PHY that supports 1000Base-T, 100Base-TX, and 10Base-T.

The RTL8367N-VB integrates all the functions of a high-speed switch system; including SRAM for packet buffering, non-blocking switch fabric, and internal register management into a single CMOS device. Only a 25MHz crystal is required; an optional EEPROM is offered for internal register configuration.

The embedded packet storage SRAM in the RTL8367N-VB features superior memory management technology to efficiently utilize memory space. The RTL8367N-VB integrates a 2K-entry look-up table with a 4-way XOR Hashing algorithm for address searching and learning. The table provides read/write access from the EEPROM Serial Management Interface (SMI), and each of the entries can be configured as a static entry. The entry aging time is between 200 and 400 seconds. Eight Filtering Databases are used to provide Independent VLAN Learning and Shared VLAN Learning (IVL/SVL) functions.

The RTL8367N-VB supports Port VID (PVID) for each port to insert a PVID in the VLAN tag on egress. When using this function, VID information carried in the VLAN tag will be changed to PVID.

The RTL8367N-VB supports standard 802.3x flow control frames for full duplex, and optional backpressure for half duplex. It determines when to invoke the flow control mechanism by checking the availability of system resources, including the packet buffers and transmitting queues. The RTL8367N-VB supports broadcast/multicast output dropping, and will forward broadcast/multicast packets to non-blocked ports only. For IP multicast applications, the RTL8367N-VB supports IPv4 IGMPv1/v2/v3 and IPv6 MLDv1/v2 snooping.

In order to support flexible traffic classification, the RTL8367N-VB supports 96-entry ACL rule check and multiple action options. Each port can optionally enable or disable the ACL rule check function. The ACL rule key can be based on packet physical port, Layer2, Layer3, and Layer4 information. When an ACL rule matches, the action taken is configurable to Drop/Permit/Redirect/Mirror, change priority value in 802.1q/Q tag, force output tag format and rate policing. The rate policing mechanism supports from 8Kbps to 1Gbps (in 8Kbps steps).

In Bridge operation the RTL8367N-VB supports 16 sets of port configurations: disable, block, learning, and forwarding for Spanning Tree Protocol and Multiple Spanning Tree Protocol. To meet security and management application requirements, the RTL8367N-VB supports IEEE 802.1x Port-based/MAC-based Access Control. For those ports that do not pass IEEE 802.1x authentication, the RTL8367N-VB provides a Port-based/MAC-based Guest VLAN function for them to access limited network resources. A 1-set Port Mirroring function is configured to mirror traffic (RX, TX, or both) appearing on one of the switch's ports. Support is provided on each port for multiple RFC MIB Counters, for easy debug and diagnostics.

To improve real-time or multimedia networking applications, the RTL8367N-VB supports eight priority assignments for each received packet. These are based on (1) Port-based priority; (2) 802.1p/Q VLAN tag priority; (3) DSCP field in IPv4/IPv6 header; and (4) ACL-assigned priority. Each output port supports a weighted ratio of eight priority queues to fit bandwidth requirements in different applications. The input bandwidth control function helps limit per-port traffic utilization. There is one leaky bucket for average packet rate control for each queue of all ports. Queue scheduling algorithm can use Strict Priority (SP) or Weighted Fair Queue (WFQ) or mixed.



The RTL8367N-VB provides a 4K-entry VLAN table for 802.1Q port-based, tag-based, and protocol-based VLAN operation to separate logical connectivity from physical connectivity. The RTL8367N-VB supports four Protocol-based VLAN configurations that can optionally select EtherType, LLC, and RFC1042 as the search key. Each port may be set to any topology via EEPROM upon reset, or EEPROM SMI Slave after reset.

In router applications, the router may want to know the input port of the incoming packet. The RTL8367N-VB supports an option to insert a VLAN tag with VID=Port VID (PVID) on each egress port. The RTL8367N-VB also provides an option to admit VLAN tagged packets with a specific PVID only. If this function is enabled, the RTL8367N-VB will drop all non-tagged packets and packets with an incorrect PVID.



2. Features

- Single-chip 5-port 10/100/1000M nonblocking switch architecture
- Embedded 5-port 10/100/1000Base-T PHY
- Each port supports full duplex 10/100/1000M connectivity (half duplex only supported in 10/100M mode)
- Full-duplex and half-duplex operation with IEEE 802.3x flow control and backpressure
- Supports 9216-byte jumbo packet length forwarding at wire speed
- Realtek Cable Test (RTCT) function
- Supports 96-entry ACL Rules
 - ◆ Search keys support physical port, Layer2, Layer3, and Layer4 information
 - ◆ Actions include mirror, redirect, dropping, priority adjustment, traffic policing, CVLAN decision, SVLAN assignment, force output tag format, interrupt and logging counter
 - ◆ Supports five types of user defined ACL rule format for 96 ACL rules
 - Optional per-port enable/disable of ACL function
 - ◆ Optional setting of per-port action to take when ACL mismatch
- IEEE 802.1Q VLAN
 - Supports 4K VLANs and 32 Extra Enhanced VLANs
 - Supports Un-tag definition in each VLAN
 - Supports VLAN policing and VLAN forwarding decision

- Port-based, Tag-based, and Protocolbased VLAN
- ◆ Up to 4 Protocol-based VLAN entries
- Per-port and per-VLAN egress VLAN tagging and un-tagging
- Supports IVL, SVL, and IVL/SVL
 - ◆ 2K-entry MAC address table with 4-way hash algorithm
 - ◆ Up to 2K-entry L2/L3 Filtering Database
 - ◆ Per-port MAC learning limitation
 - ◆ System base MAC learning limitation
- Spanning Tree port behavior configuration
 - ◆ IEEE 802.1w Rapid Spanning Tree
 - ◆ IEEE 802.1s Multiple Spanning Tree with up to 16 Spanning Tree instances
- IEEE 802.1x Access Control Protocol
 - ◆ Port-Based Access Control
 - MAC-Based Access Control
 - ◆ Guest VLAN
- Supports Auto protection from Denial-of-Service attacks
- H/W IGMP/MLD Snooping
 - ◆ IGMPv1/v2/v3 and MLD v1/v2
 - ◆ Supports 'Fast Leave'
 - ◆ Static router port configuration
 - Dynamic router port learning and aging
- Quality of Service (QoS)
 - Supports per-port Input Bandwidth Control
 - ♦ Eight Priority Queues per port



- ◆ Per queue flow control
- ◆ Traffic classification based on IEEE 802.1p/Q priority definition, physical Port, IP DSCP field, ACL definition, VLAN based priority, MAC based priority, and SVLAN based priority
- ♦ Min-Max Scheduling
- Strict Priority and Weighted Fair Queue (WFQ) to provide minimum bandwidth
- One leaky bucket to constrain the average packet rate of each queue
- Supports rate limiting (32 shared meters, with 8kbps granulation or packets per second configuration)
- RFC MIB Counter
 - ◆ MIB-II (RFC 1213)
 - ◆ Ethernet-Like MIB (RFC 3635)
 - ◆ Interface Group MIB (RFC 2863)
 - ◆ RMON (RFC 2819)
 - ◆ Bridge MIB (RFC 1493)
 - ◆ Bridge MIB Extension (RFC 2674)
- Stacking VLAN and Port Isolation with eight Enhanced Filtering Databases
- IEEE 802.1ad Stacking VLAN
 - ◆ Supports 64 SVLANs
 - ◆ Supports 32 L2/IPv4 Multicast mappings to SVLAN
 - ◆ Supports MAC-based 1:N VLAN
- Supports two IEEE 802.3ad Link aggregation port groups

3. System Applications

■ 5-Port 1000Base-T Switch

- Port Mirror function for one monitor port for multiple mirroring ports
- OAM and EEE LLDP (Energy Efficient Ethernet Link Layer Discovery Protocol
- Loop Detection
- Security Filtering
 - ◆ Disable learning for each port
 - Disable learning-table aging for each port
 - ◆ Drop unknown DA for each port
- Broadcast/Multicast/Unknown DA storm control protects system from attack by hackers
- Supports IEEE 802.3az Energy Efficient Ethernet (EEE)
- Supports Realtek Green Ethernet features:
 - ◆ Link-On Cable Length Power Saving
 - ◆ Link-Down Power Saving
- Each port supports 2 LED outputs
- Supports EEPROM SMI Slave interface to access configuration register
- Supports 32K-byte EEPROM space for configuration
- Integrated 8051 microprocessor
- Supports Flash Interface
- 25MHz crystal or 3.3V OSC input
- QFN 88-pin package



4. Application Example

4.1. 5-Port 1000Base-T Switch




Figure 1. 5-Port 1000Base-T Switch



5. Block Diagram




Figure 2. Block Diagram



6. Pin Assignments




Figure 3. Pin Assignments

6.1. Package Identification

Green package is indicated by the 'G', and Version B is indicated by the 'B' in GXXXB (Figure 3).



6.2. Pin Assignments Table

Upon Reset: Defined as a short time after the end of a hardware reset.

After Reset: Defined as the time after the specified 'Upon Reset' time.

I: Input Pin AI: Analog Input Pin

O: Output Pin AO: Analog Output Pin

I/O: Bi-Directional Input/Output Pin

AI/O: Analog Bi-Directional Input/Output Pin

P: Digital Power Pin AP: Analog Power Pin

G: Digital Ground Pin AG: Analog Ground Pin

I_{PU}: Input Pin With Pull-Up Resistor; O_{PU}: Output Pin With Pull-Up Resistor;

(Typical Value = 75K Ohm) (Typical Value = 75K Ohm)

I_S: Input Pin With Schmitt Trigger

Table 1. Pin Assignments Table

Name	Pin No.	Type
POMDICP	1	AI/O
POMDICPN	2	AI/O
P0MDIDP	3	AI/O
P0MDIDN	4	AI/O
AVDDH	5	AP
P1MDIAP	6	AI/O
P1MDIAN	7	AI/O
P1MDIBP	8	AI/O
P1MDIBN	9	AI/O
AVDDL	10	AP
P1MDICP	11	AI/O
P1MDICN	12	AI/O
P1MDIDP	13	AI/O
P1MDIDN	14	AP
PLLVDDL	15	AP
P2MDIAP	16	AI/O
P2MDIAN	17	AI/O
P2MDIBP	18	AI/O
P2MDIBN	19	AI/O
AVDDL	20	AP
P2MDICP	21	AI/O
P2MDICN	22	AI/O

Name	Pin No.	Type
P2MDIDP	23	AI/O
P2MDIDN	24	AI/O
AVDDH	25	AP
P3MDIAP	26	AI/O
P3MDIAN	27	AI/O
P3MDIBP	28	AI/O
P3MDIBN	29	AI/O
AVDDL	30	AP
P3MDICP	31	AI/O
P3MDICN	32	AI/O
P3MDIDP	33	AI/O
P3MDIDN	34	AI/O
AVDDH	35	AP
AGND	36	AG
MDIREF	37	AO
AVDDL	38	AP
RTT1	39	AO
AVDDH	40	AP
DVDDL	41	P
AVDDH	42	AP
P4MDIAP	43	AI/O
P4MDIAN	44	AI/O



Name	Pin No.	Type
P4MDIBP	45	AI/O
P4MDIBN	46	AI/O
AVDDL	47	AP
P4MDICP	48	AI/O
P4MDICN	49	AI/O
P4MDIDP	50	AI/O
P4MDIDN	51	AI/O
AVDDH	52	AP
AVDDL	53	AP
GPIO01/UART_RX	54	I/O
GPIO02/UART_TX	55	I/O
GPIO04/SPIF_CLK	56	I/O
GPIO05/SPIF_D0	57	I/O
GPIO09/SPIF_D1	58	I/O
GPIO10/SPIF_CS	59	I/O
DVDDL	60	P
RESERVED	61	P
RESERVED	62	P
DVDDIO	63	P
DVDDL	64	P
GP O39/P4LED0/EEPROM_MOD	65	I/O _{PU}
GPIO40/P4LED1	66	I/O _{PU}
GPIO41/P3LED1	67	I/O _{PU}
GP O43/P3LED0/EN_SPIF	68	I/O _{PU}

Name	Pin No.	Type
GP O44/DIS_8051	69	I/O _{PU}
GP O45/P2LED0/DISAUTOLOAD	70	I/O _{PU}
GPIO46/P2LED1	71	I/O _{PU}
GP O48/P1LED0	72	I/O _{PU}
/RESERVED		
GPIO49/P1LED1	73	I/O_{PU}
GPIO51/P0LED1/LED_DA	74	I/O_{PU}
GP O52/P0LED0/LED_CK/	75	I/O _{PU}
SMI_SEL		
NC	76	N/A
AVDDH	77	AP
XTALO	78	AO
XTALI	79	AI
nRESET	80	I_{PU}
SCK/MDC/EN_EEE	81	I/O_{PU}
SDA/MDIO	82	I/O
AVDDH	83	AP
POMDIAP	84	AI/O
POMDIAN	85	AI/O
POMDIBP	86	AI/O
POMDIBN	87	AI/O
AVDDL	88	AP
GND	EPAD	G



7. Pin Descriptions

7.1. Media Dependent Interface Pins

Table 2. Media Dependent Interface Pins

Pin Name	Pin No.	Type	Drive	Description
			(mA)	
P0MDIAP/N	84	AI/O	10	Port 0 Media Dependent Interface A~D.
	85			For 1000Base-T operation, differential data from the media is
P0MDIBP/N	86			transmitted and received on all four pairs. For 100Base-TX and
	87			10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto
P0MDICP/N	1			MDIX can reverse the pairs MDIAP/N and MDIBP/N.
	2			
P0MDIDP/N	3			Each of the differential pairs has an internal 100-ohm termination
	4			resistor.
P1MDIAP/N	6	AI/O	10	Port 1 Media Dependent Interface A~D.
	7			For 1000Base-T operation, differential data from the media is
P1MDIBP/N	8			transmitted and received on all four pairs. For 100Base-TX and
	9			10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto
P1MDICP/N	11			MDIX can reverse the pairs MDIAP/N and MDIBP/N.
	12			
P1MDIDP/N	13			Each of the differential pairs has an internal 100-ohm termination
	14			resistor.
P2MDIAP/N	16	AI/O	10	Port 2 Media Dependent Interface A~D.
	17			For 1000Base-T operation, differential data from the media is
P2MDIBP/N	18			transmitted and received on all four pairs. For 100Base-TX and
	19			10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto
P2MDICP/N	21			MDIX can reverse the pairs MDIAP/N and MDIBP/N.
	22			
P2MDIDP/N	23			Each of the differential pairs has an internal 100-ohm termination resistor.
	24			Tesisioi.
P3MDIAP/N	26	AI/O	10	Port 3 Media Dependent Interface A~D.
	27			For 1000Base-T operation, differential data from the media is
P3MDIBP/N	28			transmitted and received on all four pairs. For 100Base-TX and
	29			10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto
P3MDICP/N	31			MDIX can reverse the pairs MDIAP/N and MDIBP/N.
DA1 (D10 2 2 2	32			Each of the differential pairs has an internal 100-ohm termination
P3MDIDP/N	33			resistor.
	34	4.7.0	1.0	
P4MDIAP/N	43	AI/O	10	Port 4 Media Dependent Interface A~D.
D.4. (DID 2.2.	44			For 1000Base-T operation, differential data from the media is
P4MDIBP/N	45			transmitted and received on all four pairs. For 100Base-TX and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto
DAMDICDAI	46			MDIX can reverse the pairs MDIAP/N and MDIBP/N.
P4MDICP/N	48			THE TEXT CAN TO VOICE UNE PAIRS MIDITAL /14 and MIDIDI /14.
DAMDIDD'AT	49			Each of the differential pairs has an internal 100-ohm termination
P4MDIDP/N	50			resistor.
	51	1	l	



7.2. LED Pins

LED0 and LED1 of Port n indicate information that can be defined via register or EEPROM. When the LED pin is pulled low, the LED output polarity will be high active. When the LED pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicators, page 31 for more details.

Table 3. LED Pins

Pin Name	Pin No.	Type	Drive	Description
			(mA)	
P4LED1/ GPIO40	66	I/O _{PU}	-	Port 4 LED1 Output Signal. P4LED1 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P4LED0/ GP O39/ EEPROM_MOD	65	I/O _{PU}	-	Port 4 LED0 Output Signal. P4LED0 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P3LED1/ GPIO41	67	I/O _{PU}	-	Port 3 LED1 Output Signal. P3LED1 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P3LED0/ GP O43/ EN_SPIF	68	I/O _{PU}	-	Port 3 LED0 Output Signal. P3LED0 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P2LED1/ GPIO46	71	I/O _{PU}	-	Port 2 LED1 Output Signal. P2LED1 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P2LED0/ GP O45/ DISAUTOLOAD	70	I/O _{PU}	-	Port 2 LED0 Output Signal. P2LED0 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P1LED1/ GPIO49	73	I/O _{PU}	-	Port 1 LED1 Output Signal. P1LED1 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P1LED0/ GP O48/ RESERVED	72	I/O _{PU}	-	Port 1 LED0 Output Signal. P1LED0 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
P0LED1/ GPIO51/ LED_DA	74	I/O _{PU}	-	Port 0 LED1 Output Signal. P0LED1 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.
POLEDO/ GP O52/ LED_CK/ SMI_SEL	75	I/O _{PU}	-	Port 0 LED0 Output Signal. P0LED0 indicates information is defined by register or EEPROM. See section 9.19 LED Indicators, page 31 for more details.



7.3. Configuration Strapping Pins

Table 4. Configuration Strapping Pins

Pin Name	Pin No.	Type	Description
EEPROM MOD/	65	I/O _{PU}	EEPROM Mode Selection.
GP O39/			Pull Up: EEPROM 24Cxx Size great than 16Kbits (24C32~24C256)
P4LED0			Pull Down: EEPROM 24Cxx Size less than or equal to 16Kbit
			(24C02~24C16).
			Note: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset.
			When this pin is pulled low, the LED output polarity will be high
			active. When this pin is pulled high, the LED output polarity will
			change from high active to low active. See section 9.19 LED Indicators, page 31 for more details.
EN SPIF/	68	I/O _{PU}	Enable SPI FLASH Interface.
GP O43/	00	I/O _{PU}	Pull Up: Enable FLASH interface
P3LED0			Pull Down: Disable FLASH interface
1 JLEDO			Note 1: The strapping pin DISAUTOLOAD, DIS 8051, and EN SPIF
			are for power on or reset initial stage configuration. Refer to Table 5
			Configuration Strapping Pins (DISAUTOLOAD, EN SPIF, and
			DIS_8051), page 13 for details.
			Note 2: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset.
			When this pin is pulled low, the LED output polarity will be high
			active. When this pin is pulled high, the LED output polarity will
			change from high active to low active. See section 9.19LED
DIC 0071/	(0)	T/O	Indicators, page 31 for more details.
DIS_8051/	69	I/O _{PU}	Disable Embedded 8051.
GP O44			Pull Up: Disable embedded 8051 upon power on or reset Pull Down: Enable embedded 8051 upon power on or reset
			Note: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset.
DISAUTOLOAD/	70	I/O _{PU}	Disable EEPROM Autoload.
GP O45/	70	1/OP()	Pull Up: Disable EEPROM autoload upon power on or reset
P2LED0			Pull Down: Enable EEPROM autoload upon power on or reset
12220			Note 1: When DIS 8051 = 1 and DISAUTOLOAD =0, the EEPROM
			data will be treat as register configuration data upon power on or
			reset initial stage. When DIS_8051 =0 and DISAUTOLOAD =0, the
			EEPROM data will be loaded to embedded 8051 instruction memory
			upon power on or reset.
			Note 2: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset. When this pin is pulled low, the LED output polarity will be high
			active. When this pin is pulled high, the LED output polarity will be high
			change from high active to low active. See section 9.19 LED
			Indicators, page 31 for more details.
RESERVED/	72	I/O _{PU}	Internal Use/Reserved.
GP O48/			Note: For normal operation, this pin must be pulled low via an
P1LED0			external 4.7k ohm resistor upon power on or reset.
			When pulled low, the LED output polarity will be high active. See
			section 9.19 LED Indicators, page 31 for more details.



Pin Name	Pin No.	Type	Description
SMI_SEL/	75	I/O _{PU}	EEPROM SMI/MII Management Interface Selection.
GP O52/			Pull Up: EEPROM SMI interface
P0LED0/			Pull Down: MII Management Interface
LED_CK			Note: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset.
			When pulled high, the LED output polarity will be low active. See
			section 9.19 LED Indicators, page 31 for more details.
EN_EEE/	81	I/O_{PU}	Enable IEEE 802.3az Energy Efficient Ethernet (EEE).
SCK/MDC			Pull Up: Enable Energy Efficient Ethernet (EEE) function
			Pull Down: Disable Energy Efficient Ethernet (EEE) function
			Note: This pin must be kept floating, or pulled high or low via an
			external 4.7k ohm resistor upon power on or reset.

7.3.1. Configuration Strapping Pins (DISAUTOLOAD, EN_SPIF and DIS_8051)

Table 5. Configuration Strapping Pins (DISAUTOLOAD, EN_SPIF, and DIS_8051)

DISAUTOLOAD	DIS 8051	EN SPIF	Initial Stage (Power On or Reset) Loading Data		
	_	_	From	То	
	0	0	EEPROM	Embedded 8051 Instruction Memory	
0	0	1	FLASH	Embedded 8051 Instruction Memory	
	1	0	EEPROM	Register	
1	Irrelevant	Irrelevant	Do Nothing	Do Nothing	

7.4. Management Interface Pins

Table 6. Management Interface Pins

Pin Name	Pin No.	Type	Description
SCK/	81	I/O _{PU}	EEPROM SMI Interface Clock/MII Management Interface (MMD) Clock
MDC/			(selected via the hardware strapping pin 89, SMI_SEL).
EN_EEE			
SDA/	82	I/O	EEPROM SMI Interface Data/MII Management Interface (MMD) Data
MDIO			(selected via the hardware strapping pin 89, SMI_SEL).
UART_RX	54	I	Universal Asynchronous Receiver Pin.
UART_TX	55	О	Universal Asynchronous Transmitter Pin.
SPIF_CLK	56	О	Serial Clock Output (FLASH Interface).
SPIF_D0	57	I/O	Serial Data I/O 0 (FLASH Interface).
SPIF_D1	58	I/O	Serial Data I/O 1 (FLASH Interface).
SPIF_CS	59	О	Chip Selection (FLASH Interface).



7.5. Test Pins

Table 7. Test Pins

Pin Name	Pin No.	Type	Description
RTT1	39	AO	Reserved for Internal Use. Must be left floating.

7.6. Miscellaneous Pins

Table 8. Miscellaneous Pins

Pin Name	Pin No.	Type	Description	
XTALI	79	AI	25MHz Crystal Clock Input and Feedback Pin.	
			25MHz +/-50ppm tolerance crystal reference or oscillator input.	
			When using a crystal, connect a loading capacitor from each pad to ground.	
			When either using an oscillator or driving an external 25MHz clock from	
			another device, XTALO should be kept floating.	
			The maximum XTALI input voltage is 3.3V.	
XTALO	78	AO	25MHz Crystal Clock Output Pin.	
			25MHz +/-50ppm tolerance crystal output.	
MDIREF	37	AO	Reference Resistor.	
			A 2.49K ohm (1%) resistor must be connected between MDIREF and GND.	
nRESET	80	I_{PU}	System Reset Input Pin.	
			When low active will reset the RTL8367N-VB.	
RESERVED	61	I	Reserved.	
			Note: This pin must be pulled low via an external 1k~10 k ohm resistor upon	
			power on or reset.	
RESERVED	62	I	Reserved.	
			Note: This pin must be pulled low via an external 1k~10 k ohm resistor upon	
			power on or reset.	
GPIO01/	54	I/O	General Purpose Input / Output Interface IO01.	
UART_RX				
GPIO02/	55	I/O	General Purpose Input / Output Interface IO02.	
UART_TX				
GPIO04/	56	I/O	General Purpose Input / Output Interface IO04.	
SPIF_CLK				
GPIO05/	57	I/O	General Purpose Input / Output Interface IO05.	
SPIF_D0				
GPIO09/	58	I/O	General Purpose Input / Output Interface IO09.	
SPIF_D1				
GPIO10/	59	I/O	General Purpose Input / Output Interface IO10.	
SPIF_CS				
GP O39/	65	O_{PU}	General Purpose Output Interface O39.	
P4LED0/				
EEPROM_MOD				
GPIO40/	66	I/O_{PU}	General Purpose Input / Output Interface IO40.	
P4LED1				
GPIO41/	67	I/O_{PU}	General Purpose Input / Output Interface IO41.	
P3LED1				



Pin Name	Pin No.	Type	Description
GP O43/	68	O_{PU}	General Purpose Output Interface O43.
P3LED0/			
EN_SPIF			
GPIO44/	69	O_{PU}	General Purpose Output Interface O44.
DIS_8051			
GPIO45/	70	O_{PU}	General Purpose Output Interface O45.
P2LED0/			
DISAUTOLOAD			
GPIO46/	70	I/O _{PU}	General Purpose Input / Output Interface IO46.
P2LED1			
GP O48/	72	O_{PU}	General Purpose Output Interface O48.
P1LED0/			
RESERVED			
GPIO49/	73	I/O _{PU}	General Purpose Input / Output Interface IO49.
P1LED1			
GPIO51/	74	I/O _{PU}	General Purpose Input / Output Interface IO51.
P0LED1/			
LED_DA			
GP O52/	75	O_{PU}	General Purpose Output Interface O52.
P0LED0/			
LED_CK/			
SMI_SEL			

7.7. Power and GND Pins

Table 9. Power and GND Pins

Pin Name	Pin No.	Type	Description
DVDDIO	63	P	Digital I/O High Voltage Power for LED, SMI, nRESET.
DVDDL	41, 60, 64	P	Digital Low Voltage Power.
AVDDH	5, 25, 35, 40, 42, 52, 77, 83	AP	Analog High Voltage Power.
AVDDL	10, 20, 30, 38, 47, 53, 88,	AP	Analog Low Voltage Power.
PLLVDDL	15	AP	PLL Low Voltage Power.
GND	EPAD	G	GND.
AGND	36	AG	Analog GND.



8. Physical Layer Functional Overview

8.1. MDI Interface

The RTL8367N-VB embeds five 10/100/1000M Ethernet PHYs in one chip. Each port uses a single common MDI interface to support 1000Base-T, 100Base-TX, and 10Base-T. This interface consists of four signal pairs-A, B, C, and D. Each signal pair consists of two bi-directional pins that can transmit and receive at the same time. The MDI interface has internal termination resistors, and therefore reduces BOM cost and PCB complexity. For 1000Base-T, all four pairs are used in both directions at the same time. For 10/100 links and during auto-negotiation, only pairs A and B are used.

8.2. 1000Base-T Transmit Function

The 1000Base-TX transmit function performs 8B/10B coding, scrambling, and 4D-PAM5 encoding. These code groups are passed through a waveform-shaping filter to minimize EMI effects, and are transmitted onto 4-pair CAT5 cable at 125MBaud/s through a D/A converter.

8.3. 1000Base-T Receive Function

Input signals from the media pass through the sophisticated on-chip hybrid circuit to subtract the transmitted signal from the input signal for effective reduction of near-end echo. The received signal is then processed with state-of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 decoding. The 8-bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. The RX MAC retrieves the packet data from the internal receive MII/GMII interface and sends it to the packet buffer manager.

8.4. 100Base-TX Transmit Function

The 100Base-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ/NRZI conversion, and MLT-3 encoding. The 5-bit serial data stream after 4B/5B coding is then scrambled as defined by the TP-PMD Stream Cipher function to flatten the power spectrum energy such that EMI effects can be reduced significantly.

The scrambled seed is based on PHY addresses and is unique for each port. After scrambling, the bit stream is driven onto the network media in the form of MLT-3 signaling. The MLT-3 multi-level signaling technology moves the power spectrum energy from high frequency to low frequency, which also reduces EMI emissions.



8.5. 100Base-TX Receive Function

The receive path includes a receiver composed of an adaptive equalizer and DC restoration circuits (to compensate for an incoming distorted MLT-3 signal), an MLT-3 to NRZI and NRZI to NRZ converter to convert analog signals to digital bit-stream, and a PLL circuit to clock data bits with minimum bit error rate. A de-scrambler, 5B/4B decoder, and serial-to-parallel conversion circuits are followed by the PLL circuit. Finally, the converted parallel data is fed into the MAC.

8.6. 10Base-T Transmit Function

The output 10Base-T waveform is Manchester-encoded before it is driven onto the network media. The internal filter shapes the driven signals to reduce EMI emissions, eliminating the need for an external filter.

8.7. 10Base-T Receive Function

The Manchester decoder converts the incoming serial stream to NRZ data when the squelch circuit detects the signal level is above squelch level.

8.8. Auto-Negotiation for UTP

The RTL8367N-VB obtains the states of duplex, speed, and flow control ability for each port in UTP mode through the auto-negotiation mechanism defined in the IEEE 802.3 specifications. During auto-negotiation, each port advertises its ability to its link partner and compares its ability with advertisements received from its link partner. By default, the RTL8367N-VB advertises full capabilities (1000Full, 100Full, 10Full, 10Full, 10Half) together with flow control ability.



8.9. Crossover Detection and Auto Correction

The RTL8367N-VB automatically determines whether or not it needs to crossover between pairs (see Table 10) so that an external crossover cable is not required. When connecting to another device that does not perform MDI crossover, when necessary, the RTL8367N-VB automatically switches its pin pairs to communicate with the remote device. When connecting to another device that does have MDI crossover capability, an algorithm determines which end performs the crossover function.

The crossover detection and auto correction function can be disabled via register configuration. The pin mapping in MDI and MDI Crossover mode is given below.

Table 10. Media Dependent interface Fin Mapping							
Pairs		MDI		MDI Crossover			
	1000Base-T	100Base-TX	10Base-T	1000Base-T	100Base-TX	10Base-T	
A	A	TX	TX	В	RX	RX	
В	В	RX	RX	A	TX	TX	
С	С	Unused	Unused	D	Unused	Unused	
D	D	Unused	Unused	C	Unused	Unused	

Table 10. Media Dependent Interface Pin Mapping

8.10. Polarity Correction

The RTL8367N-VB automatically corrects polarity errors on the receiver pairs in 1000Base-T and 10Base-T modes. In 100Base-TX mode, the polarity is irrelevant.

In 1000Base-T mode, receive polarity errors are automatically corrected based on the sequence of idle symbols. Once the de-scrambler is locked, the polarity is also locked on all pairs. The polarity becomes unlocked only when the receiver loses lock.

In 10Base-T mode, polarity errors are corrected based on the detection of valid spaced link pulses. The detection begins during the MDI crossover detection phase and locks when the 10Base-T link is up. The polarity becomes unlocked when the link is down.




Figure 4. Conceptual Example of Polarity Correction



9. General Function Description

9.1. **Reset**

9.1.1. Hardware Reset

In a power-on reset, an internal power-on reset pulse is generated and the RTL8367N-VB will start the reset initialization procedures. These are:

- Determine various default settings via the hardware strap pins at the end of the nRESET signal
- Autoload the configuration from EEPROM if EEPROM is detected
- Complete the embedded SRAM BIST process
- Initialize the packet buffer descriptor allocation
- Initialize the internal registers and prepare them to be accessed by the external CPU

9.1.2. Software Reset

The RTL8367N-VB supports two software resets; a chip reset and a soft reset.

9.1.2.1 CHIP_RESET

When CHIP_RESET is set to 0b1 (write and self-clear), the chip will take the following steps:

- 1. Download configuration from strap pin and EEPROM
- 2. Start embedded SRAM BIST (Built-In Self Test)
- 3. Clear all the Lookup and VLAN tables
- 4. Reset all registers to default values
- 5. Restart the auto-negotiation process

9.1.2.2 SOFT RESET

When SOFT RESET is set to 0b1 (write and self-clear), the chip will take the following steps:

- 1. Clear the FIFO and re-start the packet buffer link list
- 2. Restart the auto-negotiation process



9.2. IEEE 802.3x Full Duplex Flow Control

The RTL8367N-VB supports IEEE 802.3x flow control in 10/100/1000M modes. Flow control can be decided in two ways:

- When Auto-Negotiation is enabled, flow control depends on the result of NWay
- When Auto-Negotiation is disabled, flow control depends on register definition

9.3. Half Duplex Flow Control

In half duplex mode, the CSMA/CD media access method is the means by which two or more stations share a common transmission medium. To transmit, a station waits (defers) for a quiet period on the medium (that is, no other station is transmitting) and then sends the intended message in bit-serial form. If the message collides with that of another station, then each transmitting station intentionally transmits for an additional predefined period to ensure propagation of the collision throughout the system. The station remains silent for a random amount of time (backoff) before attempting to transmit again.

When a transmission attempt has terminated due to a collision, it is retried until it is successful. The scheduling of the retransmissions is determined by a controlled randomization process called "Truncated Binary Exponential Backoff". At the end of enforcing a collision (jamming), the switch delays before attempting to retransmit the frame. The delay is an integer multiple of slot time (512 bit times). The number of slot times to delay before the nth retransmission attempt is chosen as a uniformly distributed random integer 'r' in the range:

 $0 \le r \le 2k$

where:

k = min (n, backoffLimit). The backoffLimit for the RTL8367N-VB is 9.

The half duplex back-off algorithm in the RTL8367N-VB does not have the maximum retry count limitation of 16 (as defined in IEEE 802.3). This means packets in the switch will not be dropped if the back-off retry count is over 16.

9.3.1. Back-Pressure Mode

In Back-Pressure mode, the RTL8367N-VB sends a 4-byte jam pattern (data=0xAA) to collide with incoming packets when congestion control is activated. The Jam pattern collides at the fourth byte counted from the preamble. The RTL8367N-VB supports 48PASS1, which receives one packet after 48 consecutive jam collisions (data collisions are not included in the 48). Enable this function to prevent port partition after 63 consecutive collisions (data collisions + consecutive jam collisions).



9.4. Search and Learning

Search

When a packet is received, the RTL8367N-VB uses the destination MAC address, Filtering Identifier (FID) and Enhanced Filtering Identifier (EFID) to search the 2K-entry look-up table. The 48-bit MAC address, 4-bit FID, and 3-bit EFID use a hash algorithm to calculate an 9-bit index value. The RTL8367N-VB uses the index to compare the packet MAC address with the entries (MAC addresses) in the look-up table. This is the 'Address Search'. If the destination MAC address is not found, the switch will broadcast the packet according to VLAN configuration.

Learning

The RTL8367N-VB uses the source MAC address, FID, and EFID of the incoming packet to hash into a 9-bit index. It then compares the source MAC address with the data (MAC addresses) in this index. If there is a match with one of the entries, the RTL8367N-VB will update the entry with new information. If there is no match and the 2K entries are not all occupied by other MAC addresses, the RTL8367N-VB will record the source MAC address and ingress port number into an empty entry. This process is called 'Learning'.

Address aging is used to keep the contents of the address table correct in a dynamic network topology. The look-up engine will update the time stamp information of an entry whenever the corresponding source MAC address appears. An entry will be invalid (aged out) if its time stamp information is not refreshed by the address learning process during the aging time period. The aging time of the RTL8367N-VB is between 200 and 400 seconds (typical is 300 seconds).

9.5. SVL and IVL/SVL

The RTL8367N-VB supports a 16-group Filtering Identifier (FID) for L2 search and learning. In default operation, all VLAN entries belong to the same FID. This is called Shared VLAN Learning (SVL). If VLAN entries are configured to different FIDs, then the same source MAC address with multiple FIDs can be learned into different look-up table entries. This is called Independent VLAN Learning and Shared VLAN Learning (IVL/SVL).

9.6. Illegal Frame Filtering

Illegal frames such as CRC error packets, runt packets (length <64 bytes), and oversize packets (length >maximum length) will be discarded by the RTL8367N-VB. The maximum packet length may be set from 1518 bytes to 16K bytes.



9.7. IEEE 802.3 Reserved Group Addresses Filtering Control

The RTL8367N-VB supports the ability to drop/forward IEEE 802.3 specified reserved group MAC addresses: 01-80-C2-00-00-00 to 01-80-C2-00-00-2F. The default setting enables forwarding of these reserved group MAC address control frames. Frames with group MAC address 01-80-C2-00-00-01 (802.3x Pause) and 01-80-C2-00-00-02 (802.3ad LACP) will always be filtered. Table 11 shows the Reserved Multicast Address (RMA) configuration mode from 01-80-C2-00-00-00 to 01-80-C2-00-00-2F.

Table 11. Reserved Multicast Address Configuration Table

Assignment	Value
Bridge Group Address	01-80-C2-00-00-00
IEEE Std 802.3, 1988 Edition, Full Duplex PAUSE Operation	01-80-C2-00-00-01
IEEE Std 802.3ad Slow Protocols-Multicast Address	01-80-C2-00-00-02
IEEE Std 802.1X PAE Address	01-80-C2-00-00-03
Provider Bridge Group Address	01-80-C2-00-00-08
Undefined 802.1 Address	01-80-C2-00-00-04 ~
	01-80-C2-00-00-07
	&
	01-80-C2-00-00-09 ~
	01-80-C2-00-00-0C
	&
	01-80-C2-00-00-0F
Provider Bridge MVRP Address	01-80-C2-00-00-0D
IEEE Std 802.1AB Link Layer Discovery Protocol Address	01-80-C2-00-00-0E
All LANs Bridge Management Group Address	01-80-C2-00-00-10
Load Server Generic Address	01-80-C2-00-00-11
Loadable Device Generic Address	01-80-C2-00-00-12
Undefined 802.1 Address	01-80-C2-00-00-13 ~
	01-80-C2-00-00-17
	&
	01-80-C2-00-00-19
	& &
	01-80-C2-00-00-1B ~ 01-80-C2-00-00-1F
Conorio Address for All Manager Stations	01-80-C2-00-00-1F 01-80-C2-00-00-18
Generic Address for All Manager Stations Generic Address for All Agent Stations	01-80-C2-00-00-1a
GMRP Address	01-80-C2-00-00-20
GVRP Address	01-80-C2-00-00-21
Undefined GARP Address	01-80-C2-00-00-22
	01-80-C2-00-00-2F
CDD(Cigos Digosyawy Protocol)	01-80-C2-00-00-2F 01-00-0C-CC-CC
CDP(Cisco Discovery Protocol)	
CSSTP(Cisco Shared Spanning Tree Protocol)	01-00-0C-CC-CC-CD
LLDP	(01:80:c2:00:00:0e or 01:80:c2:00:00:03 or
	01:80:c2:00:00:03 of 01:80:c2:00:00:00)
	&& ethertype = 0x88CC



9.8. Broadcast/Multicast/Unknown DA Storm Control

The RTL8367N-VB enables or disables per-port broadcast/multicast/unknown DA storm control by setting registers (default is disabled). After the receiving rate of broadcast/multicast/unknown DA packets exceeds a reference rate (number of Kbps per second or number of packets per second), all other broadcast/multicast/unknown DA packets will be dropped. The reference rate is set via register configuration.

9.9. Port Security Function

The RTL8367N-VB supports three types of security function to prevent malicious attacks.

- Per-port enable/disable SA auto-learning for an ingress packet
- Per-port enable/disable look-up table aging update function for an ingress packet
- Per-port enable/disable drop all unknown DA packets

9.10. MIB Counters

The RTL8367N-VB supports a set of counters to support management functions.

- MIB-II (RFC 1213)
- Ethernet-Like MIB (RFC 3635)
- Interface Group MIB (RFC 2863)
- RMON (RFC 2819)
- Bridge MIB (RFC 1493)
- Bridge MIB Extension (RFC 2674)

9.11. Port Mirroring

The RTL8367N-VB supports one set of port mirroring functions for all ports. The TX, or RX, or both TX/RX packets from multiple mirrored port can be mirrored to one monitor port.



9.12. VLAN Function

The RTL8367N-VB supports 4K VLAN groups. These can be configured as port-based VLANs, IEEE 802.1Q tag-based VLANs, and Protocol-based VLANs. Two ingress-filtering and egress-filtering options provide flexible VLAN configuration:

Ingress Filtering

- The acceptable frame type of the ingress process can be set to 'Admit All', 'Admit only Untagged' or 'Admit only Tagged'
- 'Admit' or 'Discard' frames associated with a VLAN for which that port is not in the member set

Egress Filtering

- 'Forward' or 'Discard' Leaky VLAN frames between different VLAN domains
- 'Forward' or 'Discard' Multicast VLAN frames between different VLAN domains

The VLAN tag can be inserted or removed at the output port. The RTL8367N-VB will insert a Port VID (PVID) for untagged frames, or remove the tag from tagged frames. The RTL8367N-VB also supports a special insert VLAN tag function to separate traffic from the WAN and LAN sides in Router and Gateway applications.

In router applications, the router may want to know which input port this packet came from. The RTL8367N-VB supports Port VID (PVID) for each port and can insert a PVID in the VLAN tag on egress. Using this function, VID information carried in the VLAN tag will be changed to PVID. The RTL8367N-VB also provides an option to admit VLAN tagged packets with a specific PVID only. If this function is enabled, it will drop non-tagged packets and packets with an incorrect PVID.

9.12.1. Port-Based VLAN

This default configuration of the VLAN function can be modified via an attached serial EEPROM or EEPROM SMI Slave interface. The 4K-entry VLAN Table designed into the RTL8367N-VB provides full flexibility for users to configure the input ports to associate with different VLAN groups. Each input port can join with more than one VLAN group.

Port-based VLAN mapping is the simplest implicit mapping rule. Each ingress packet is assigned to a VLAN group based on the input port. It is not necessary to parse and inspect frames in real-time to determine their VLAN association. All the packets received on a given input port will be forwarded to this port's VLAN members.

9.12.2. IEEE 802.1Q Tag-Based VLAN

The RTL8367N-VB supports 4K VLAN entries to perform 802.1Q tag-based VLAN mapping. In 802.1Q VLAN mapping, the RTL8367N-VB uses a 12-bit explicit identifier in the VLAN tag to associate received packets with a VLAN. The RTL8367N-VB compares the explicit identifier in the VLAN tag with the 4K VLAN Table to determine the VLAN association of this packet, and then forwards this packet to the member set of that VLAN. Two VIDs are reserved for special purposes. One of them is all 1's, which is reserved and currently unused. The other is all 0's, which indicates a priority tag. A priority-tagged frame should be treated as an untagged frame.



When '802.1Q tag aware VLAN' is enabled, the RTL8367N-VB performs 802.1Q tag-based VLAN mapping for tagged frames, but still performs port-based VLAN mapping for untagged frames. If '802.1Q tag aware VLAN' is disabled, the RTL8367N-VB performs only port-based VLAN mapping both on non-tagged and tagged frames. The processing flow when '802.1Q tag aware VLAN' is enabled is illustrated below.

Two VLAN ingress filtering functions are supported in registers by the RTL8367N-VB. One is the 'VLAN tag admit control', which provides the ability to receive VLAN-tagged frames only. Untagged or priority tagged (VID=0) frames will be dropped. The other is 'VLAN member set ingress filtering', which will drop frames if the ingress port is not in the member set.

9.12.3. Protocol-Based VLAN

The RTL8367N-VB supports a 4-group Protocol-based VLAN configuration. The packet format can be RFC 1042, LLC, or Ethernet, as shown in Figure 5. There are 4 configuration tables to assign the frame type and corresponding field value. Taking IP packet configuration as an example, the user can configure the frame type to be 'Ethernet', and value to be '0x0800'. Each table will index to one of the entries in the 4K-entry VLAN table. The packet stream will match the protocol type and the value will follow the VLAN member configuration of the indexed entry to forward the packets.




Figure 5. Protocol-Based VLAN Frame Format and Flow Chart



9.12.4. Port VID

In a router application, the router may want to know which input port this packet came from. The RTL8367N-VB supports Port VID (PVID) for each port to insert a PVID in the VLAN tag for untagged or priority tagged packets on egress. When 802.1Q tag-aware VLAN is enabled, VLAN tag admit control is enabled, and non-PVID Discard is enabled at the same time. When these functions are enabled, the RTL8367N-VB will drop non-tagged packets and packets with an incorrect PVID.

9.13. QoS Function

The RTL8367N-VB supports 8 priority queues and input bandwidth control. Packet priority selection can depend on Port-based priority, 802.1p/Q Tag-based priority, IPv4/IPv6 DSCP-based priority, and ACL-based priority. When multiple priorities are enabled in the RTL8367N-VB, the packet's priority will be assigned based on the priority selection table.

Each queue has one leaky bucket for Average Packet Rate. Per-queue in each output port can be set as Strict Priority (SP) or Weighted Fair Queue (WFQ) for packet scheduling algorithm.

9.13.1. Input Bandwidth Control

Input bandwidth control limits the input bandwidth. When input traffic is more than the RX Bandwidth parameter, this port will either send out a 'pause ON' frame, or drop the input packet depending on register setup. Per-port input bandwidth control rates can be set from 8Kbps to 1Gbps (in 8Kbps steps).

9.13.2. Priority Assignment

Priority assignment specifies the priority of a received packet according to various rules. The RTL8367N-VB can recognize the QoS priority information of incoming packets to give a different egress service priority.

The RTL8367N-VB identifies the priority of packets based on several types of QoS priority information:

- Port-based priority
- 802.1p/Q-based priority
- IPv4/IPv6 DSCP-based priority
- ACL-based priority
- VLAN-based priority
- MAC-based priority
- SVLAN-based priority

9.13.3. Priority Queue Scheduling

The RTL8367N-VB supports MAX-MIN packet scheduling.

Packet scheduling offers two modes:

- Average Packet Rate (APR) leaky bucket, which specifies the average rate of one queue
- Weighted Fair Queue (WFQ), which decides which queue is selected in one slot time to guarantee the minimal packet rate of one queue



In addition, each queue of each port can select Strict Priority or WFQ packet scheduling according to packet scheduling mode. Figure 6 shows the RTL8367N-VB packet-scheduling diagram.




Figure 6. MAX-MIN Scheduling Diagram

9.13.4. IEEE 802.1p/Q and DSCP Remarking

The RTL8367N-VB supports the IEEE 802.1p/Q and IP DSCP (Differentiated Services Code Point) remarking function. When packets egress from one of the 8 queues, the packet's 802.1p/Q priority and IP DSCP can optionally be remarked to a configured value. 802.1p/Q priority & IP DSCP value can be remarked based on internal priority or original 802.1p/Q priority & IP DSCP value in packets.

9.13.5. ACL-Based Priority

The RTL8367N-VB supports 96-entry ACL (Access Control List) rules. When a packet is received, its physical port, Layer2, Layer3, and Layer4 information are recorded and compared to ACL entries.

If a received packet matches multiple entries, the entry with the lowest address is valid. If the entry is valid, the action bit and priority bit will be applied.

- If the action bit is 'Drop', the packet will be dropped. If the action bit is 'CPU', the packet will be trapped to the CPU instead of forwarded to non-CPU ports (except where it will be dropped by rules other than the ACL rule)
- If the action bit is 'Permit', ACL rules will override other rules
- If the action bit is 'Mirror', the packet will be forwarded to the mirror port and the L2 lookup result destination port. The mirror port indicates the port configured in the port mirror mechanism
- The priority bit will take effect only if the action bit is 'CPU', 'Permit', and 'Mirror'. The Priority bit is used to determine the packet queue ID according to the priority assignment mechanism



9.14. IGMP & MLD Snooping Function

The RTL8367N-VB supports hardware IGMPv1/v2/v3 and MLDv1/v2 snooping with a maximum of 256 groups (maximum 255 groups per port). These multicast groups are learned and deleted/aged out automatically. For data packets of a known multicast group, the RTL8367N-VB forwards them according to the learned group membership.

The RTL8367N-VB checks group membership every 125 seconds (default). If a specified port of the RTL8367N-VB does not receive a report message after 3 (default) consecutive checks, the port is removed from the multicast group. The 125 second interval and the number of consecutive checks before ageing are user configurable default values.

IPv4 multicast data packets are forwarded per group IP. IPv6 multicast data packets are forwarded per destination MAC. That is, IPv6 multicast groups that share the same destination MAC are treated as the same group. This is called address ambiguity.

Some reserved range IP addresses will always be flooded to all ports. If IGMP or MLD report message requests to join these groups, this request will be ignored silently. These reserved IP addresses could be the following IP addresses and they are configurable.

IPv4: 224.0.0.0 ~ 224.0.0.255

IPv4: $224.0.0.0 \sim 224.0.1.255$

IPv4: 239.255.255.0 ~ 239.255.255.255

IPv6: 33:33:00:00:00:00 ~ 33:33:00:00:00:FF (forwarded per destination MAC)

Due to address ambiguity, some IPv6 multicast addresses that are not reserved for network protocols will be flooded, as the corresponding destination MAC address is inside the reserved IP address range (Corresponding MAC address).

The RTL8367N-VB learns the 'Dynamic Router Port' automatically by monitoring Query messages (both IGMP & MLD) and multicast routing protocol packets. Table 12 gives the multicast routing protocols that the RTL8367N-VB recognizes. PIMv1 is confirmed by the IGMP header type and the other multicast routing protocols are recognized by the destination IP in the IP header (in both IPv4 and IPv6).

Table 12. IPv4/IPv6 Multicast Routing Protocols

IPv4	IPv6	Multicast Routing Protocol
N/A	N/A	Check IGMP Header Type=0x14 (PIMv1)
224.0.0.13	FF02::D	PIMv2
224.0.0.4	FF02::4	DVMRP
224.0.0.5	FF02::5	MOSPF
224.0.0.6	FF02::6	MOSPF

Users can specify 'Static Router Ports' via API. This forces the ports to act as true router ports. All reports and Leave/Done messages will be forwarded to the specified Static Router ports.

The RTL8367N-VB supports a 'Fast Leave' feature. When enabled, group membership will be removed immediately the RTL8367N-VB receives an IGMPv2 Leave message or MLDv1 Done message. Normally this feature is only enabled when there is only one host.



The IGMP/MLD snooping feature is disabled by default. IGMP & MLD messages will be flooded to all ports without any further processing. This feature can be enabled and configured via API. Contact your Realtek support team for configuration details.

9.15. IEEE 802.1x Function

The RTL8367N-VB supports IEEE 802.1x Port-based/MAC-based Access Control.

- Port-Based Access Control for each port
- Authorized Port-Based Access Control for each port
- Port-Based Access Control Direction for each port
- MAC-Based Access Control for each port
- MAC-Based Access Control Direction
- Optional Unauthorized Behavior
- Guest VLAN

9.15.1. Port-Based Access Control

Each port of the RTL8367N-VB can be set to 802.1x port-based authenticated checking function usage and authorized status. Ports with 802.1X unauthorized status will drop received/transmitted frames.

9.15.2. Authorized Port-Based Access Control

If a dedicated port is set to 802.1x port-based access control, and passes the 802.1x authorization, then its port authorization status can be set to authorized.

9.15.3. Port-Based Access Control Direction

Ports with 802.1X unauthorized status will drop received/transmitted frames only when port authorization direction is 'BOTH'. If the authorization direction of an 802.1X unauthorized port is IN, incoming frames to that port will be dropped, but outgoing frames will be transmitted.

9.15.4. MAC-Based Access Control

MAC-Based Access Control provides authentication for multiple logical ports. Each logical port represents a source MAC address. There are multiple logical ports for a physical port. When a logical port or a MAC address is authenticated, the relevant source MAC address has the authorization to access the network. A frame with a source MAC address that is not authenticated by the 802.1x function will be dropped or trapped to the CPU.

9.15.5. MAC-Based Access Control Direction

Unidirectional and bi-directional control are two methods used to process frames in 802.1x. As the system cannot predict which port the DA is on, a system-wide MAC-based access control direction setup is provided for determining whether receiving or bi-directional should be authorized.

If MAC-based access control direction is BOTH, then received frames with unauthenticated SA or unauthenticated DA will be dropped. When MAC-based access control direction is IN, only received frames with unauthenticated SA will be dropped.



9.15.6. Optional Unauthorized Behavior

Both in Port-Based Network Access Control and MAC-Based Access Control, a whole system control setup is provided to determine unauthorized frame dropping, trapping to CPU, or tagging as belonging to a Guest VLAN (see the following 'Guest VLAN' section).

9.15.7. Guest VLAN

When the RTL8367N-VB enables the Port-based or MAC-based 802.1x function, and the connected PC does not support the 802.1x function or does not pass the authentication procedure, the RTL8367N-VB will drop all packets from this port.

The RTL8367N-VB also supports one Guest VLAN to allow unauthorized ports or packets to be forwarded to a limited VLAN domain. The user can configure one VLAN ID and member set for these unauthorized packets.

9.16. IEEE 802.1D Function

When using IEEE 802.1D, the RTL8367N-VB supports 16 sets and four status' for each port for CPU implementation 802.1D (STP) and 802.1s (MSTP) function:

- Disabled: The port will not transmit/receive packets, and will not perform learning
- Blocking: The port will only receive BPDU spanning tree protocol packets, but will not transmit any packets, and will not perform learning
- Learning: The port will receive any packet, including BPDU spanning tree protocol packets, and will perform learning, but will only transmit BPDU spanning tree protocol packets
- Forwarding: The port will transmit/receive all packets, and will perform learning

The RTL8367N-VB also supports a per-port transmission/reception enable/disable function. Users can control the port state via register.

9.17. Embedded 8051

An 8051 MCU is embedded in the RTL8367N-VB to support management functions. The 8051 MCU can access all of the registers in the RTL8367N-VB through the internal bus. With the Network Interface Circuit (NIC) acting as the data path, the 8051 MCU connects to the switch core and can transmit frames to or receive frames from the Ethernet network. The features of the 8051 MCU are listed below:

- 256 Bytes fast internal RAM
- On-chip 48K data memory
- On-chip 16K code memory
- Supports code-banking
- 12 KBytes NIC buffer
- EEPROM read/write ability



9.18. Realtek Cable Test (RTCT)

The RTL8367N-VB physical layer transceivers use DSP technology to implement the Realtek Cable Test (RTCT) feature. The RTCT function can be used to detect short, open, or impedance mismatch in each differential pair. The RTL8367N-VB also provides LED support to indicate test status and results.

9.19. LED Indicators

The RTL8367N-VB supports parallel LEDs for each port. Each port has two LED indicator pins, LED0 and LED1. Each pin may have different indicator information (defined in Table 13). Refer to section 7.2 LED Pins, page 11 for pin details. Upon reset, the RTL8367N-VB supports chip diagnostics and LED operation test by blinking all LEDs once.

LED Statuses	Description
LED_Off	LED Pin Output Disable.
Dup/Col	Duplex/Collision Indicator. Blinking when collision occurs. Low for full duplex, and high for half duplex mode.
Link/Act	Link, Activity Indicator. Low for link established. Link/Act Blinking when the corresponding port is transmitting or receiving.
Spd1000	1000Mbps Speed Indicator. Low for 1000Mbps.
Spd100	100Mbps Speed Indicator. Low for 100Mbps.
Spd10	10Mbps Speed Indicator. Low for 10Mbps.
Spd1000/Act	1000Mbps Speed/Activity Indicator. Low for 1000Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd100/Act	100Mbps Speed/Activity Indicator. Low for 100Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd10/Act	10Mbps Speed/Activity Indicator. Low for 10Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd100 (10)/Act	10/100Mbps Speed/Activity Indicator. Low for 10/100Mbps. Blinking when the corresponding port is transmitting or receiving.
Act	Activity Indicator. Act blinking when the corresponding port is transmitting or receiving.

Table 13. LED Definitions

The LED pin also supports pin strapping configuration functions. The PnLED0 and PnLED1 pins are dual-function pins: input operation for configuration upon reset, and output operation for LED after reset. If the pin input is pulled high upon reset, the pin output is active low after reset. If the pin input is pulled down upon reset, the pin output is active high after reset. For details refer to Figure 7, page 32, and Figure 8, page 32. Typical values for pull-up/pull-down resistors are $4.7K\Omega$.

The PnLED1 can be combined with PnLED0 as a Bi-color LED.

LED PnLED1 should operate with the same polarity as other Bi-color LED pins. For example:

• P0LED1 should pull up upon reset if P0LED1 is combined with P0LED0 as a Bi-color LED, and P0LED0 input is pulled high upon reset. In this configuration, the output of these pins is active low after reset



• P0LED1 should be pulled down upon reset if P0LED1 is combined with P0LED0 as a Bi-color LED, and P0LED0 input is pulled down upon reset. In this configuration, the output of these pins is active high after reset





Figure 7. Pull-Up and Pull-Down of LED Pins for Single-Color LED



LED Pins Output Active Low

LED Pins Output Active High

Figure 8. Pull-Up and Pull-Down of LED Pins for Bi-Color LED



9.20. Green Ethernet

9.20.1. Link-On and Cable Length Power Saving

The RTL8367N-VB provides link-on and dynamic detection of cable length and dynamic adjustment of power required for the detected cable length. This feature provides high performance with minimum power consumption.

9.20.2. Link-Down Power Saving

The RTL8367N-VB implements link-down power saving on a per-port basis, greatly cutting power consumption when the network cable is disconnected. After it detects an incoming signal, it wakes up from link-down power saving and operates in normal mode.

9.21. IEEE 802.3az Energy Efficient Ethernet (EEE) Function

The RTL8367N-VB supports IEEE 802.3az Energy Efficient Ethernet ability for 1000Base-T and 100Base-TX in full duplex operation.

The Energy Efficient Ethernet (EEE) optional operational mode combines the IEEE 802.3 Media Access Control (MAC) sub-layer with 100Base-TX and 1000Base-T Physical Layers defined to support operation in Low Power Idle mode. When Low Power Idle mode is enabled, systems on both sides of the link can disable portions of the functionality and save power during periods of low link utilization.

- For 1000Base-T PHY: Supports Energy Efficient Ethernet with the optional function of Low Power Idle
- For 100Base-TX PHY: Supports Energy Efficient Ethernet with the optional function of Low Power Idle

The RTL8367N-VB MAC uses Low Power Idle signaling to indicate to the PHY, and to the link partner, that a break in the data stream is expected, and components may use this information to enter power saving modes that require additional time to resume normal operation. Similarly, it informs the LPI Client that the link partner has sent such an indication.



10. Interface Descriptions

10.1. EEPROM SMI Host to EEPROM

The EEPROM interface of the RTL8367N-VB uses the serial bus EEPROM Serial Management Interface (SMI) to read the EEPROM space up to 256K-bits. When the RTL8367N-VB is powered up, it drives SCK and SDA to read the registers from the EEPROM.




Figure 9. SMI Start and Stop Command




Figure 10. EEPROM SMI Host to EEPROM




Figure 11. EEPROM SMI Host Mode Frame



10.2. EEPROM SMI Slave for External CPU

When EEPROM auto-load is complete, the RTL8367N-VB registers can be accessed via SCK and SDA by an external CPU. The device address of the RTL8367N-VB is 0x4. For the start and end of a write/read command, SCK needs one extra clock before/after the start/stop signals.




Figure 12. EEPROM SMI Write Command for Slave Mode




Figure 13. EEPROM SMI Read Command for Slave Mode



11. Register Descriptions

In this section the following abbreviations are used:

RO: Read Only LH: Latch High until clear

RW: Read/Write SC: Self Clearing

LL: Latch Low until clear

11.1. PCS Register (PHY 0~4)

Table 14. PCS Register (PHY 0~4)

Register	Register Description	Default
0	Control Register	0x1140
1	Status Register	0x7949
2	PHY Identifier 1	0x001C
3	PHY Identifier 2	0xC980
4	Auto-Negotiation Advertisement Register	0x0DE1
5	Auto-Negotiation Link Partner Ability Register	0x0000
6	Auto-Negotiation Expansion Register	0x0004
7	Auto-Negotiation Page Transmit Register	0x2001
8	Auto-Negotiation Link Partner Next Page Register	0x0000
9	1000Base-T Control Register	0x0E00
10	1000Base-T Status Register	0x0000
11~14	Reserved	0x0000
15	Extended Status	0x2000
16~31	ASIC Control Register	-



11.2. Register 0: Control

Table 15. Register 0: Control

0.15		Mode	Description	Default
	Reset	RW/SC	1: PHY reset	0
			0: Normal operation	
			This bit is self-clearing.	
	Loopback (Digital Loopback)	RW	1: Enable loopback. This will loopback TXD to RXD and ignore all activity on the cable media 0: Normal operation This function is usable only when this PHY is operated in 10Base-T full duplex, 100Base-TX full duplex, or 1000Base-T full duplex.	0
0.13	Speed Selection[0]	RW	[0.6, 0.13] Speed Selection[1:0] 11: Reserved 10: 1000Mbps 01: 100Mbps 00: 10Mbps This bit can be set through SMI (Read/Write).	0
	Auto Negotiation Enable	RW	Enable auto-negotiation process Disable auto-negotiation process This bit can be set through SMI (Read/Write).	1
0.11	Power Down	RW	1: Power down. All functions will be disabled except SMI function 0: Normal operation	0
0.10	Isolate	RW	1: Electrically isolates the PHY from GMII. The PHY is still able to respond to MDC/MDIO 0: Normal operation	0
	Restart Auto Negotiation	RW/SC	Restart Auto-Negotiation process Normal operation	0
0.8	Duplex Mode	RW	1: Full duplex operation 0: Half duplex operation This bit can be set through SMI (Read/Write).	1
0.7	Collision Test	RO	1: Collision test enabled 0: Normal operation When set, this bit will cause the COL signal to be asserted in response to the assertion of TXEN within 512-bit times. The COL signal will be de-asserted within 4-bit times in response to the deassertion of TXEN.	0
0.6	Speed Selection[1]	RW	See bit 13	1
0.[5:0]	Reserved	RO	Reserved	000000



11.3. Register 1: Status

Table 16. Register 1: Status

Reg.bit	Name	Mode	Description	Default
1.15	100Base-T4	RO	0: No 100Base-T4 capability The RTL8367N-VB does not support 100Base-T4 mode and this bit should always be 0.	0
1.14	100Base-TX-FD	RO	1: 100Base-TX full duplex capable 0: Not 100Base-TX full duplex capable	1
1.13	100Base-TX-HD	RO	1: 100Base-TX half duplex capable 0: Not 100Base-TX half duplex capable	1
1.12	10Base-T-FD	RO	1: 10Base-T full duplex capable 0: Not 10Base-T full duplex capable	1
1.11	10Base-T-HD	RO	1: 10Base-T half duplex capable 0: Not 10Base-T half duplex capable	1
1.10	100Base-T2-FD	RO	0: Not 100Base-T2 full duplex capable The RTL8367N-VB does not support 100Base-T2 mode and this bit should always be 0.	0
1.9	100Base-T2-HD	RO	0: Not 100Base-T2 half duplex capable The RTL8367N-VB does not support 100Base-T2 mode and this bit should always be 0.	0
1.8	Extended Status	RO	1: Extended status information in Register 15 The RTL8367N-VB always supports Extended Status Register.	1
1.7	Reserved	RO	Reserved	0
1.6	MF Preamble Suppression	RO	The RTL8367N-VB will accept management frames with preamble suppressed.	1
1.5	Auto-negotiate Complete	RO	1: Auto-negotiation process completed 0: Auto-negotiation process not completed	0
1.4	Remote Fault	RO/LH	1: Remote fault condition detected 0: No remote fault detected This bit will remain set until it is cleared by reading register 1 via the management interface.	0
1.3	Auto-Negotiation Ability	RO	1: Auto-negotiation capable (permanently =1)	1
1.2	Link Status	RO/LL	1: Link is established. If the link fails, this bit will be 0 until after reading this bit again 0: Link has failed since previous read If the link fails, this bit will be set to 0 until bit is read.	0
1.1	Jabber Detect	RO/LH	1: Jabber detected 0: No Jabber detected Jabber is supported only in 10Base-T mode.	0
1.0	Extended Capability	RO	1: Extended register capable (permanently =1)	1



11.4. Register 2: PHY Identifier 1

The PHY Identifier Registers #1 and #2 together form a unique identifier for the PHY section of this device. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number, and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management.

Table 17. Register 2: PHY Identifier 1

Reg.bit	Name	Mode	Description	Default
2.[15:0]	OUI	RO	Composed of the 3 rd to 18 th bits of the Organizationally Unique	0x001C
			Identifier (OUI), respectively.	

11.5. Register 3: PHY Identifier 2

Table 18. Register 3: PHY Identifier 2

Reg.bit	Name	Mode	de Description				
3.[15:10]	OUI	RO	Assigned to the 19 th through 24 th bits of the OUI	110010			
3.[9:4]	Model Number	RO	Manufacturer's model number	011000			
3.[3:0]	Revision Number	RO	Manufacturer's revision number	0000			

11.6. Register 4: Auto-Negotiation Advertisement

This register contains the advertisement abilities of this device as they will be transmitted to its Link Partner during Auto-negotiation.

Note: Each time the link ability of the RTL8367N-VB is reconfigured, the auto-negotiation process should be executed to allow the configuration to take effect.

Table 19. Register 4: Auto-Negotiation Advertisement

Reg.bit	Name	Mode	Description	Default
4.15	Next Page	RO	1: Additional next pages exchange desired	0
			0: No additional next pages exchange desired	
4.14	Acknowledge	RO	Permanently=0	0
4.13	Remote Fault	RW	1: Advertises that the RTL8367N-VB has detected a remote fault	0
			0: No remote fault detected	
4.12	Reserved	RO	Reserved	0
4.11	Reserved	RW	Reserved	0
4.10	Pause	RW	1: Advertises that the RTL8367N-VB has flow control capability	1
			0: No flow control capability	
4.9	100Base-T4	RO	1: 100Base-T4 capable	0
			0: Not 100Base-T4 capable (Permanently =0)	
4.8	100Base-TX-FD	RW	1: 100Base-TX full duplex capable	1
			0: Not 100Base-TX full duplex capable	
4.7	100Base-TX	RW	1: 100Base-TX half duplex capable	1
			0: Not 100Base-TX half duplex capable	



Reg.bit	Name	Mode	Description	Default
4.6	10Base-T-FD	RW	1: 10Base-T full duplex capable	1
			0: Not 10Base-T full duplex capable	
4.5	10Base-T	RW	1: 10Base-T half duplex capable	1
			0: Not 10Base-T half duplex capable	
4.[4:0]	Selector Field	RO	[00001]=IEEE 802.3	00001

Note 1: The setting of Register 4 has no effect unless auto-negotiation is restarted or the link goes down.

11.7. Register 5: Auto-Negotiation Link Partner Ability

This register contains the advertised abilities of the Link Partner as received during Auto-negotiation. The content changes after a successful Auto-negotiation.

Table 20. Register 5: Auto-Negotiation Link Partner Ability

Reg.bit	Name	Mode	Description	Default	
5.15	Next Page	RO	Link partner desires Next Page transfer Link partner does not desire Next Page transfer	0	
5.14	Acknowledge	RO	Link Partner does not desire Next Fage transfer Link Partner acknowledges reception of Fast Link Pulse (FLP) words Not acknowledged by Link Partner	0	
5.13	Remote Fault	RO	Not acknowledged by Link Fartner Remote Fault indicated by Link Partner No remote fault indicated by Link Partner		
5.12	Reserved	RO	Reserved	0	
5.11	Asymmetric Pause	RO	1: Asymmetric Flow control supported by Link Partner 0: No Asymmetric flow control supported by Link Partner. When auto-negotiation is enabled, this bit reflects Link Partner ability	0	
5.10	Pause	RO	Flow control supported by Link Partner. No flow control supported by Link Partner. When auto-negotiation is enabled, this bit reflects Link Partner ability	0	
5.9	100Base-T4	RO	1: 100Base-T4 supported by Link Partner 0: 100Base-T4 not supported by Link Partner	0	
5.8	100Base-TX-FD	RO	1: 100Base-TX full duplex supported by Link Partner 0: 100Base-TX full duplex not supported by Link Partner	0	
5.7	100Base-TX	RO	1: 100Base-TX half duplex supported by Link Partner 0: 100Base-TX half duplex not supported by Link Partner	0	
5.6	10Base-T-FD	RO	1: 10Base-T full duplex supported by Link Partner 0: 10Base-T full duplex not supported by Link Partner	0	
5.5	10Base-T	RO	1: 10Base-T half duplex supported by Link Partner 0: 10Base-T half duplex not supported by Link Partner	0	
5.[4:0]	Selector Field	RO	[00001]=IEEE 802.3	00000	

Note 2: If 1000Base-T is advertised, then the required next pages are automatically transmitted.



11.8. Register 6: Auto-Negotiation Expansion

Table 21. Register 6: Auto-Negotiation Expansion

Reg.bit	Name	Mode	Description	Default
6.[15:5]	Reserved	RO	Ignore on read	0
6.4	Parallel Detection	RO	1: A fault has been detected via the Parallel Detection function	0
	Fault	/LH	0: No fault has been detected via the Parallel Detection function	
6.3	Link Partner Next	RO	1: Link Partner is Next Page able	0
	Page Ability		0: Link Partner is not Next Page able	
6.2	Local Next Page	RO	Not supported. Permanently =0	1
	Ability			
6.1	Page Received	RO	1: A New Page has been received	0
		/LH	0: A New Page has not been received	
6.0	Link Partner Auto-	RO	If Auto-Negotiation is enabled, this bit means:	0
	Negotiation		1: Link Partner is Auto-Negotiation able	
	Ability		0: Link Partner is not Auto-Negotiation able	

11.9. Register 7: Auto-Negotiation Page Transmit Register

Table 22. Register 7: Auto-Negotiation Page Transmit Register

Table 22. Register 7. Auto-Negotiation Fage Transmit Register				
Reg.bit	Name	Mode	Description	Default
7.15	Next Page	RW	1: Link partner desires Next Page transfer	0
			0: Link partner does not desire Next Page transfer	
7.14	Reserved	RO	1: A fault has been detected via the Parallel Detection function	0
			0: No fault has been detected via the Parallel Detection function	
7.13	Message Page	RW	1: Message page	1
			0: No Message page ability	
7.12	Acknowledge 2	RW	1: Local device has the ability to comply with the message	0
			received	
			0: Local device has no ability to comply with the message received	
7.11	Toggle	RO	Toggle bit	0
7.[10:0]	Message/	RW	Content of message/unformatted page	1
	Unformatted Field			



11.10. Register 8: Auto-Negotiation Link Partner Next Page Register

Table 23. Register 8: Auto-Negotiation Link Partner Next Page Register

Reg.bit	Name	Mode	Description	Default
8.15	Next Page	RO	Received Link Code Word Bit 15	0
8.14	Acknowledge	RO	Received Link Code Word Bit 14	0
8.13	Message Page	RO	Received Link Code Word Bit 13	0
8.12	Acknowledge 2	RO	Received Link Code Word Bit 12	0
8.11	Toggle	RO	Received Link Code Word Bit 11	0
8.[10:0]	Message/ Unformatted Field	RO	Received Link Code Word Bit 10:0	0

11.11. Register 9: 1000Base-T Control Register

Table 24. Register 9: 1000Base-T Control Register

Reg.bit	Name	Mode	Description	Default
9.[15:13]	Test Mode	RW	Test Mode Select.	000
			000: Normal mode	
			001: Test mode 1 – Transmit waveform test	
			010: Test mode 2 – Transmit jitter test in MASTER mode	
			011: Test mode 3 – Transmit jitter test in SLAVE mode	
			100: Test mode 4 – Transmitter distortion test	
			101, 110, 111: Reserved	
9.12	MASTER/SLAVE	RW	1: Enable MASTER/SLAVE manual configuration	0
	Manual Configuration Enable		0: Disable MASTER/SLAVE manual configuration	
9.11	MASTER/SLAVE	RW	1: Configure PHY as MASTER during MASTER/SLAVE	1
	Configuration Value		negotiation, only when bit 9.12 is set to logical one	
			0: Configure PHY as SLAVE during MASTER/SLAVE	
			negotiation, only when bit 9.12 is set to logical one	
9.10	Port Type	RW	1: Multi-port device	1
			0: Single-port device	
9.9	1000Base-T Full Duplex	RW	1: Advertise PHY is 1000Base-T full duplex capable	1
			0: Advertise PHY is not 1000Base-T full duplex capable	
9.8	1000Base-T Half Duplex	RW	1: Advertise PHY is 1000Base-T half duplex capable	0
			0: Advertise PHY is not 1000Base-T half duplex capable	
9.[7:0]	Reserved	RW	Reserved	0



11.12. Register 10: 1000Base-T Status Register

Table 25. Register 10: 1000Base-T Status Register

Reg.bit	Name	Mode	Description	Default
10.15	MASTER/SLAVE	RO/LH/	1: MASTER/SLAVE configuration fault detected	0
	Configuration Fault	SC	0: No MASTER/SLAVE configuration fault detected	
10.14	MASTER/SLAVE	RO	1: Local PHY configuration resolved to MASTER	0
	Configuration Resolution		0: Local PHY configuration resolved to SLAVE	
10.13	Local Receiver Status	RO	1: Local receiver OK	0
			0: Local receiver not OK	
10.12	Remote Receiver Status	RO	1: Remote receiver OK	0
			0: Remote receiver not OK	
10.11	Link Partner 1000Base-T	RO	1: Link partner is capable of 1000Base-T full duplex	0
	Full Duplex		0: Link partner is not capable of 1000Base-T full duplex	
10.10	1000Base-T Half Duplex	RO	1: Link partner is capable of 1000Base-T half duplex	0
			0: Link partner is not capable of 1000Base-T half duplex	
10.[9:8]	Reserved	RO	Reserved	0
10.[7:0]	Idle Error Count	RO/SC	Idle Error Counter.	0
			The counter stops automatically when it reaches 0xFF	

11.13. Register 15: Extended Status

Table 26. Register 15: Extended Status

	•	abic 20.	Register 13. Exterioca Otatus	
Reg.bit	Name	Mode	Description	Default
15.15	1000Base-X Full Duplex	RO	1: 1000Base-X full duplex capable	0
			0: Not 1000Base-X full duplex capable	
15.14	1000Base-X Half Duplex	RO	1: 1000Base-X half duplex capable	0
			0: Not 1000Base-X half duplex capable	
15.13	1000Base-T Full Duplex	RO	1: 1000Base-T full duplex capable	1
			0: Not 1000Base-T full duplex capable	
15.12	1000Base-T Half Duplex	RO	1: 1000Base-T half duplex capable	0
			0: Not 1000Base-T half duplex capable	
15.[11:0]	Reserved	RO	Reserved	0



12. Electrical Characteristics

12.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Table 27. Absolute Maximum Ratings

Parameter	Min	Max	Units
Junction Temperature (Tj)	-	+125	°C
Storage Temperature	-45	+125	°C
DVDDIO and AVDDH Supply Referenced to GND and AGND	GND-0.3	+3.63	V
DVDDL, AVDDL, PLLVDDL, Supply Referenced to GND and AGND	GND-0.3	+1.21	V
Digital Input Voltage	GND-0.3	VDDIO+0.3	V

12.2. Recommended Operating Range

Table 28. Recommended Operating Range

		•		
Parameter	Min	Typical	Max	Units
Ambient Operating Temperature (Ta)	0	-	70	°C
DVDDIO and AVDDH Supply Voltage Range	3.135	3.3	3.465	V
DVDDL, AVDDL, PLLVDDL, Supply Voltage Range	1.045	1.1	1.155	V



12.3. Thermal Characteristics

12.3.1. Assembly Description

Table 29. Assembly Description

Package	Туре	QFN88
	Dimension (L×W)	10×10mm
	Thickness	0.65mm
PCB	PCB Dimension (L×W)	80×57mm
	PCB Thickness	1.6mm
	Number of Cu Layer-PCB	4-Layer: - 1st layer (1oz): 20% coverage of Cu - 2nd layer (1oz): 80% coverage of Cu - 3rd layer (1oz): 80% coverage of Cu - 4th layer (1oz): 75% coverage of Cu

12.3.2. Material Properties

Table 30. Material Properties

Item		Material	Thermal Conductivity K (W/m-k)
Die		Si	147
Package	Silver Paste	1033BF	2.5
rackage	Lead Frame	CDA7025	168
	Mold Compound	7372	0.88
DCD		Cu	400
	PCB		0.2

12.3.3. Simulation Conditions

Table 31. Simulation Conditions

Input Power	1.7W 2L (2S)/4L (2S2P)	
Test Board (PCB)		
Control Condition	Air Flow = $0, 1, 2 \text{ m/s}$	



12.3.4. Thermal Performance of QFN-88 on PCB Under Still Air Convection

Table 32. Thermal Performance of QN-88 on PCB Under Still Air Convection

	$ heta_{ m JA}$	$ heta_{ m JC}$	$\Psi_{ m JT}$
4L PCB	20	4	0.07
2L PCB	23.1	4.2	0.08

Note:

 θ_{JA} : Junction to ambient thermal resistance

 θ_{JC} : Junction to case thermal resistance

 Ψ_{JT} : Junction to top center of package thermal characterization

12.3.5. Thermal Performance of QFN-88 on PCB Under Forced Convection

Table 33. Thermal Performance of QFN-88 on PCB Under Forced Convection

	Air Flow (m/s)	0	1	2
4L PCB	$ heta_{ m JA}$	20	16.3	15.1
2L PCB	$ heta_{ m JA}$	23.1	19.1	17.9

Note: θ_{JA} : *Junction to ambient thermal resistance*

12.4. DC Characteristics

Table 34. DC Characteristics

Parameter	rameter SYM			Max	Units			
System Idle (All UTP Port Link Down, without Extension Ports and LEDs)								
Power Supply Current for VDDH	I _{DVDDIO} , I _{AVDDH}	-	17	-	mA			
Power Supply Current for VDDL	I _{DVDDL} , I _{AVDDL} , I _{PLLVDDL}	-	110	-	mA			
1000M Active (All UTP Ports Link/	Active, without Extension	Ports a	nd LEDs)		L			
Power Supply Current for VDDH	I _{DVDDIO} , I _{AVDDH}	-	221	-	mA			
Power Supply Current for VDDL	I _{DVDDL} , I _{AVDDL} , I _{PLLVDDL}	-	710	-	mA			
VD	DDIO=3.3V							
TTL Input High Voltage	V_{ih}	1.9	-	-	V			
TTL Input Low Voltage	V _{il}	-	-	0.7	V			
Output High Voltage	V_{oh}	2.7	-	-	V			
Output Low Voltage	V _{ol}	-	-	0.6	V			
VD	DDIO=2.5V							
TTL Input High Voltage	V_{ih}	1.7	-	-	V			
TTL Input Low Voltage	V _{il}	-	-	0.7	V			
Output High Voltage	V_{oh}	2.25	-	-	V			
Output Low Voltage	V _{ol}	-	-	0.4	V			

Note: DVDDIO=AVDDH=3.3V, DVDDL=AVDDL=PLLVDDL=1.1V.



12.5. AC Characteristics

12.5.1. EEPROM SMI Host Mode Timing Characteristics




Figure 14. EEPROM SMI Host Mode Timing Characteristics




Figure 15. SCK/SDA Power on Timing




Figure 16. EEPROM Auto-Load Timing



Table 35. EEPROM SMI Host Mode Timing Characteristics	Table 35.	. EEPROM	SMI Host	Mode	Timina	Characteristics
---	-----------	----------	-----------------	------	--------	-----------------

Symbol	Description	Type	Min	Typical	Max	Units
t1	SCK Clock Period	О	9.7	10	ı	μs
t2	SCK High Time	О	4.2	5	-	μs
t3	SCK Low Time	О	4.2	5	Ī	μs
t4	START Condition Setup Time	О	4.8	5.04	Ī	μs
t5	START Condition Hold Time	О	4.8	4.96	-	μs
t6	Data Hold Time	О	2.2	2.52	-	μs
t7	Data Setup Time	О	2.2	2.48	Ī	μs
t8	STOP Condition Setup Time	О	4.4	5.04	-	μs
t9	SCK/SDA Active from Reset Ready	О	75	78.4	-	ms
t10	8K-Bits EEPROM Auto-Load Time	О	250	278	-	ms
-	SCK Rise Time (10% to 90%)	О	-	320	-	ns
-	SCK Fall Time (90% to 10%)	О	-	320	-	ns
-	Duty Cycle	О	48.86	50	51.14	%

Note: t6, t7, and t10 are measured with ATMEL AT24C08 EEPROM.

12.5.2. EEPROM SMI Slave Mode Timing Characteristics




Figure 17. EEPROM SMI Slave Mode Timing Characteristics

Table 36. EEPROM SMI Slave Mode Timing Characteristics

Symbol	Description	Type	Min	Typical	Max	Units
t1	SCK High Time	I	250	-	1	ns
t2	SCK Low Time	I	250	-	-	ns
t3	START Condition Setup Time	I	150	-	-	ns
t4	START Condition Hold Time	I	150	-	-	ns
t5	Data Hold Time	I	150	-	-	ns
t6	Data Setup Time	I	150	-	-	ns
t7	Clock to Data Output Delay	О	-	100	-	ns
t8	STOP Condition Setup Time	I	150	-	-	ns



12.5.3. MDIO Slave Mode Timing Characteristics

The RTL8367N-VB supports MDIO slave mode. The Master (the RTL8367N-VB link partner CPU) can access the Slave (RTL8367N-VB) registers via the MDIO interface. The MDIO is a bi-directional signal that can be sourced by the Master or the Slave. In a write command, the Master sources the MDIO signal. In a read command, the Slave sources the MDIO signal.

- The timing characteristics (t1, t2, and t3 in Table 37) of the Master (the RTL8367N-VB link partner CPU) are provided by the Master when the Master sources the MDIO signal (Write command)
- The timing characteristics (t4 in Table 37) of the Slave (RTL8367N-VB) are provided by the RTL8367N-VB when the RTL8367N-VB sources the MDIO signal (Read command)




Figure 18. MDIO Sourced by Master (RTL8367N-VB Link Partner CPU)




Figure 19. MDIO Sourced by Slave (RTL8367N-VB)

Table 37	MDIO	Timina	Characteristics	and Requirements
Table 57.	טוטועו	. i iimima	Characteristics	and Reduirements

Parameter	SYM	Description/Condition		Min	Typical	Max	Units	
MDC Clock Period	t1	Clock Period	I	125	-	-	ns	
MDIO to MDC Rising Setup Time (Write Data)	t2	Input Setup Time	I	25	-	-	ns	
MDIO to MDC Rising Hold Time (Write Data)	t3	Input Hold Time	I	25	-	-	ns	
MDC to MDIO Delay Time (Read Data)	t4	Clock (Falling Edge) to Data Delay Time	О	0	2.8	40	ns	



12.6. Power and Reset Characteristics




Figure 20. Power and Reset Characteristics


Table 38. Power and Reset Characteristics

Parameter	SYM	Description/Condition	Type	Min	Typical	Max	Units
Reset Delay Time	t1	The duration from all powers steady to the reset signal released to high.	I	10	-	-	ms
Reset Low Time	t2	The duration of reset signal remain low time for issuing a reset to RTL8367N-VB.	I	10	-	-	ms
VDDL Power Rising Settling Time	t3	DVDDL and AVDDL power rising settling time.	I	0.5	-	-	ms
VDDH Power Rise Settling Time	t4	DVDDIO, and AVDDH power rise settling time	I	0.5	-	-	ms



13. Mechanical Dimensions

Thermally Enhanced Quad Flat Package (QFN) 88 Leads 10×10mm Outline.





13.1. Mechanical Dimensions Notes

Cymbol		Dimension in mr	n		Dimension in inc	h		
Symbol	Min	Nom	Max	Min	Nom	Max		
A	0.80	0.85	0.90	0.031	0.033	0.035		
A_1	0.00	0.02	0.05	0.000	0.001	0.002		
A_2		0.65	0.70		0.026	0.028		
A_3		0.20 REF			0.008 REF			
b	0.15	0.20	0.25	0.006 0.008 0.010				
D/E		10.00BSC			0.394BSC			
D_1/E_1	9.75BSC			0.384BSC				
D_2/E_2	6.65	6.90	7.15	0.262	0.272	0.282		
e		0.40BSC			0.016BSC			
L	0.30	0.40	0.50	0.012 0.016 0.020				

CONTROLLING DIMENSION: MILLIMETER (mm). REFERENCE DOCUMENT: JEDEC MO-220.



14. Ordering Information

Table 39. Ordering Information

Part Number	Package	Status
RTL8367N-VB-CG	QFN 88-Pin 'Green' Package	-

Note: See page 7 for package identification.

Realtek Semiconductor Corp.

Headquarters

No. 2, Innovation Road II, Hsinchu Science Park,

Hsinchu 300, Taiwan, R.O.C.

Tel: 886-3-5780211 Fax: 886-3-5776047

www.realtek.com