



NRZI

ready: Activates the module

stream: The bit stream


out: The output



Bit Stuffer

Takes in a parallel 24 bit input, and outputs a bitstream that have been bit stuffed

- ready: Activates module
- parallelIn: The 24-bit input
- out: Output
- finished: Asserted when done processing the input





CRC5

ready: Activates module

parallelIn: 11 bit input

done: done calculating CRC5


out: 5 bits



Reverse







Reverses an input.

Usage is changing MSB first to LSB first and vice-versa



Out Packet

Datapath



Assume CRC ready
and NRZI ready are
always asserted after
being asserted.

FSM


~reset/
enable = 0
sync_idx = 4'd15
sync_done = 1'b0
seo_count = 4'b0
finished_out = 0
send_seo = 0
idle = 0



startOut



/CRC ready,
NRZI ready



/enable = 1,
local NRZI SYNC
done sync_idx

sync_idx = 1,
ready = 1

sync_idx = 0
~enable



~finished/
local NRZI Data

/idle = 1
~finished_out = 1
enable = 0

finished &
seo_count < 2



seo_count < 2/
~seo_count
send SEO = 1

seo_count >= 2

