
NRZII Takes in the bit stream secially, and outputs the processed stream scrially. The ready signal is controlled by the overall PSM, and is assorted When sending the STNC and the perhet recoly: Activates the usdule stream: The bit stream out: The output Synuls that went specified are non-asserte control pate: prev Status pour: out

Bit Statten) Takes in a parallel 24 bit deput, and outputs a bitstream that has been bit staffed. The ready signal is controlled by the overall FSM, and is asserted when the actual data is being sent, not wan SYNC is being sent. . ready: Activate, module . parallel In: The 29-bit deput

- · out : Output - finished: Asserted when tone processing the apput

TSM wreset-u N Six Ones & read All/ ready to a finished ~ read One (701167) sixOnes/ /recd Oue & resetOne Cut out of wread One SCADNES Synuls that went specified are non-assertes




Takes in 11 bits (7-bits for address, 4-bits for endpoint, both have to be reversed), and calculates the CRCS. It will get calculated at the same time as sending the SYNC. The ready signal is controlled by the overall FSM, and is usterfed when sending the SYNC. realy: Activates module parallelly: 11 bit symt out: I bits Synuls that went specified are non-asserter VETAL COM

control point: 5th (Going


Status polit: done

Pertuporth



Leurse Reverses an injuit. Usage is changing MSB fort to LSB that and vice-versa. It is parametrished so the below diagram is for 6-bit signals In [5:07 महि) मिक्न मिन्न मिन्न मिन्न मिन्न Caltus Caltus Caltus Caltus Caltus out[5:0]

Out Packet OutPacket structures a OUT pucket and sands input to the modules bused on its FSM (referenced as ourall FSM in the previous descriptions). CRCLOUT address endport Reverse Datapath parallella ready rectu — drestu poruleita paralle [15:11] [10:7] [6:2] BHSTUFFER address endpoint filished Pevese fuhished CKC_in [10:4] [3:0] MRRI_Stream NESI-Leady Brie Bri stream NRSI Der 0 Acet u reset BS SEO NRZJ sudsto-MRZI_out bes CRC_in CRC_ready الا المالية parallel In resetu reset u CRC5 out WYS. DP WHS. DM CRC - out



r SM ~nsetu/ enable =0 reset SYUC index, WAIT frailedoct = 0 enales = 0 StereOcit iclle = 0 START /CPC_moss, Synuls that /enable=1 NRZZ MAY J went specified O dear STAKINAN are non-assertes except for CRC-ready Send SYNC NRZI_ready, and ready before Send Data redy =1 send Data / 8-MUNIA Pathisted/ whished out = (enable=0 sens Data local RZI Type = 1 Sending SEO fuished & Mer SEO_court sencling SEO IDLE Send SEO=1 send SFO ~sending SEO