NRZI

ready : Activates the module

stream: The bit stream

out : The output





Bit Stuffer

Takes in a parallel 24 bit input, and outputs a bitstream that have been bit stuffed

- ready: Activates module
- parallelIn: The 24-bit input
- out: Output
- finished: Asserted when done processing the input



CRC5

ready: Activates module

parallelIn: 11 bit input

done: done calculating CRC5

out: 5 bits



Reverse

Reverses an input.

Usage is changing MSB first to LSB first and vice-versa



Out Packet Datapath















Assume CRC_ready and NRZI_ready are always asserted after being asserted.

FSM