



Power Regulation



Note: V_{in} is 420mV. Resistor divider should account for transient droop of at least 100mV.

Power Sequencing:
 1) 1V2 and 1V8 supply are always enabled.
 2) 3V3 enable once 1V2 is ready
 3) ADC 1V9 enabled from FPGA
 4) 2V5 and 3V3A enabled from FPGA. These should only be enabled after 1V9 is stable.

FPGA & Digital Power




Note: 1V8 must be enabled before FPGA starts config process so that HSWAPEN is high and all FPGA pins are tri-stated.

ADC Bypassing


Each analog and digital supply pin is bypassed with a 0.1 uF capacitor. A 33uF capacitor is also placed within 1" of pins. Ferrite chokes isolate each supply from each other.

TODD: Change 0.1uF 4V capacitors to 6V




FPGA Bypassing


Vccint bypassing




Vccaux bypassing




Vcc0 bypassing




Vcc1 bypassing




Vcc2 bypassing



Vcc3 bypassing



ADC and Analog Power



Note: 100 ohm resistor damps overshoot on power up. Recommended in ADC datasheet.

Note: LDOs require >10mOhms ESR for stability and ringing damping.

Power Supply and Bypassing

TITLE: FastDataAcq


Document Number:

REV:

Date: 9/25/2013 6:07:57 PM


Sheet: 2/3

ADC Clock




FPGA Clock

NOTE: Y3 is the primary clock. Y2 is a backup but should not be populated




FPGA Programmable ROM (XILINX Platform Flash)


NOTE: Route CLK as 50 ohm impedance line. Termination described in datasheet.




Temperature Sensor




Mounting Holes and GPIO Header




ADC Signal Input Front End



Input Trigger



USB/UART Interface



Additional Support ICs

TITLE: FastDataAcq

Document Number:

REV:

Date: 9/25/2013 6:07:57 PM

Sheet: 3/3