

Note: All differential pairs are routed as impedance controlled 100 ohm pairs (50 ohms individual impedance).

NOTE: ADC is initially in Power Down mode (PD/PDQ pulled high) and calibration delayed (ADC_CAL pulled high). When the FPGA is ready, it can begin the ADC power and calibration process.

Note: Unused Q input is connected to UCM0 (datasheet p.34). Using buffered signal for safety.

NOTE: Resistors listed as NA are assumed to not be needed. They should all be 0603, placed on the back of the board, and not populated.

Note: HSWAPEN is pulled up to UCC0_0 (1.8V). During FPGA Configuration, if HSWAPEN is high, all IO are floating.

ADC and FPGA Connections

TITLE: FastDataAcq

Document Number:

REV:

Date: 2/24/2014 11:44:41 AM

Sheet: 1/3

A



C

1

11

4.7



2

U

D



F

T

D

D

3

Sheet: 2/3

A




5

C



X3
HEADER_01"__8P_2R_SMT

Board Label	Pin Label
G	P\$1
n	P\$2
B	P\$3
R	P\$4
PB	P\$5
S_T	P\$6
3V3	P\$7
GND	P\$8



1



Sheet: 3/3