


Table of Contents	
2	Notes
3	Block Diagram
4	TWR-K60F120M MCU
5	USB/OSBDM/V-TRAN/PWR
6	Peripherals
7	Sensors
8	NAND Flash
9	Elevator Connectors

Revisions			
Rev	Description	Date	Approved
X1	Initial Release	02 Aug 11	M.H
X2	1. L9 replaced with DNP 0 ohm resistor.  2.Note updated for R172 & R173 Placement  3.C77, C78, R91, R92 & R93 removed  4.Jumper added on Y1 power  5.PTB4 to PTB7 used for Analog inputs on Primary elevator  6.IRQ signals removed from Secondary Elevator	03 Aug 11	M.H
X3	1. Jumper added between potentiometer and ADC1_DM1  2. I2S signals added on the elevator connector (A58-A61)  3.accelerometer part chnaged to MMA8451QT  4.0 ohms added to PTC16 to isolate Nand Flash & R118  5.UART connections swapped on Elevator	08 Aug 11	M.H
X4	Net names changed for PTD0 & PTD1 on OSBDM circuit	16 Aug 11	M.H
A	Proto Release	22 Aug 11	M.H
A1	Re-run ECO for A085 to correct BOM import.	16 Sept 11	E.T
AX1	1. PTE8 , PTE9 used instead of PTC16 & PTC17 on Primary elevator UART connections  2. Similarly RTS & CTS connections changed to PTE10 & PTE11  3. I2S signals extracted from PTA series through Jumpers  4. Board ID pull down resistor changed to 1.3K	14 Nov 11	M.H
AX2	1. I2S0 Header connections sourced from either PTC or PTA through Jumper  2. 0 ohm resistor added for Trace clock out(PTA6)  3. 0 ohm resistor added between elevator and MCU for Ethernet signals on PTA pins  4. IRQ signals added to secondary elevator  5. 0 ohms resistor added between Nand flash and MCU on PTC signals which is shared with I2S0	15 Nov 11	M.H
B	Prototype Release	17 Nov 11	M.H



**Microcontroller Solutions Group**  
8501 William Cannon Drive West  
Austin, TX 78725-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

Designer:  
Marjulia

Drawn by:  
Marjulia

Approved:  
Melissa Hunter

Document Title:  
**TWR-K60F120M**

Page Title:  
**Table of Contents/Revisions**

Size  
C

Document Number  
SCH-27167 PDF: SPF-27167

Rev  
B

ICAP Classification:

FCP:

PUC: X

PUB:

Date:  
Thursday, November 17, 2011

Sheet  
1

of  
9

1. Unless Otherwise Specified:

- All resistors are in ohms
- All capacitors are in uF
- All voltages are DC
- All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:

- \_B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals


5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


## Power & Ground Nets

NET	VOLTAGE	DESCRIPTION
P5V_USB	5V	Primary input power. Filtered from USB connector. Input to USB power switch.
P5V_SW	5V	Output of USB power switch controlled by the 5V_EN signal from the JM60 MCU. Used by OSBDM voltage translation circuits.
P5V_TRG_USB	5V	Output of USB power switch controlled by the VTRG_EN signal from the JM60 MCU. Provides input to regulator.
P3V3	3.3V	Output of regulator using USB power input (P5V_TRG_USB).
P3V3_MCU	3.3V	MCU digital power. Filtered from P3V3.
VDDA	3.3V	VDDA power for MCU and analog circuits. Filtered from P3V3_MCU.
VREFH	3.3V	Upper reference voltage for ADC on the MCU. Filtered from VDDA.
VREFL	0V	Lower reference voltage for ADC on the MCU. Filtered from VSSA.
VSSA	0V	VSSA power for MCU and analog circuits. Filtered from GND.
GND	0V	Digital Ground.





ICAP Classification:		POP:	FRQ: X	PUR:
Drawing Title:		TWR-K60F120M		
Page Title:		Notes		
Size	Document Number	SCH-27167 PDF: SPF-27167		Rev
C				B
Date:	Thursday, November 17, 2011	Sheet	2	of 9






## On Board OSBDM/Serial Bridge




### RXD Source Select



### TXD Destination Select




### JTAG




## Intersheet References




### JM60 BDM






### POWER ON





### CONN USB MINI-B 1+5





# MICRO SD INTERFACE






## Intersheet References






### Accelerometer




POTENTIOMETER




[illegible]

Diagram illustrating the 16-bit parallel bus architecture for the 68000 microprocessor. The bus is divided into two 8-bit sections. The left section contains PTB16, PTB17, PTB18, PTB19, PTB20, PTB21, PTB22, and PTB23. The right section contains PTB0, PTB1, PTB2, PTB3, PTB4, PTB5, PTB6, PTB7, PTB8, PTB9, PTB10, PTB11, PTB12, PTB13, PTB14, and PTB15. The bus is also connected to a 68000 cache, which is divided into two 8-bit sections. The left section contains PTB0, PTB1, PTB2, PTB3, PTB4, PTB5, PTB6, and PTB7. The right section contains PTB8, PTB9, PTB10, PTB11, PTB12, PTB13, PTB14, and PTB15. The bus is also connected to a 68000 cache, which is divided into two 8-bit sections. The left section contains PTB0, PTB1, PTB2, PTB3, PTB4, PTB5, PTB6, and PTB7. The right section contains PTB8, PTB9, PTB10, PTB11, PTB12, PTB13, PTB14, and PTB15.





# Intersheet References



ICAP Classification: FCP: FWD: X PWR: Drawing Title: Page Title: Size C Document Number SCH-27167 PDF: SPF-27167 Date: Thursday, November 17, 2011 Sheet 9 of 9

**TWR-K60F120M**

**Elevator Connector**