
Г								
	Table of Contents							
	2	Notes						
	3	Block Diagram						
	4	TWR-K60F120M MCU						
	5	USB/OSBDM/V-TRAN/PWR						
	6	Peripherals						
	7	Sensors						
	8	NAND Flash						
	9	Elevator Connectors						
D								

	Revisions							
Rev	Description	Date	Approved	Ш				
X1	Initial Release	02 Aug 11	M.H	Ш				
X2	1. L9 replaced with DNP 0 ohm resistor.	03 Aug 11	м.н					
	2.Note updated for R172 & R173 Placement							
	3.C77, C78, R91, R92 & R93 removed							
	4. Jumper added on Y1 power			D				
	5.PTB4 to PTB7 used for Analog inputs on Primary elevator							
	6.IRQ signals removed from Secondary Elevator							
:3	1. Jumper added between potentiometer and ADC1_DM1	08 Aug 11	M.H					
	2. I2S signals added on the elevator connector (A58-A61)			Н				
	3.accelerometer part chnaged to MMA8451QT							
	4.0 ohms added to PTC16 to isolate Nand Flash & R118							
	5.UART connections swapped on Elevator							
				С				
14	Net names changed for PTDO & PTD1 on OSBDM circuit	16 Aug 11	M.H					
	Proto Release	22 Aug 11	м.н					
.1	Re-run ECO for A085 to correct BOM import.	16 Sept 11	E.T					
	1. PTE8 , PTE9 used instead of PTC16 & PTC17 on Primary elevator UART connections							
X1	2. Similarly RTS & CTS connections changed to PTE10 & PTE11	14 Nov 11	M.H					
	3. I2S signals extracted from PTA series through Jumpers							
	4. Board ID pull down resistor changed to 1.3K							
X2	1. I2SO Header connections sourced from either PTC or PTA through Jumper	15 Nov 11	M.H					
	0 ohm resistor added for Trace clock out(PTA6)     3. 0 ohm resistor added			В				
	between elevator and MCU for Ethernet signals on PTA pins							
	4. IRQ signals added to secondary elevator							
	5. 0 ohms resistor added between Nand flash and MCU on PTC signals which is shared with I2SO							
3	Prototype Release	17 Nov 11	м.н					
		1						



5	4		3		1
Unless Otherwise Specified:			Power & Ground Nets		
All resistors are in ohms All capacitors are in uF	NET	VOLTAGE	DESCRIPTION		
All voltages are DC	P5V_USE	3 5V	Primary input power. Filtered from	USB connector. Input to USB	power switch.
All polarized capacitors are aluminum electrolytic	P5V_SW	5V	Output of USB power switch contr JM60 MCU. Used by OSBDM vo		n the
<ol><li>Interrupted lines coded with the same letter or letter combinations are electrically connected.</li></ol>	P5V_TRO	S_USB 5V	Output of USB power switch contri the JM60 MCU. Provides input to	olled by the VTRG_EN signal f	rom
Device type number is for reference only. The number varies with the manufacturer.	P3V3	3.3V	Output of regulator using USB por	_	
4. Special signal usage:	P3V3_M0	U 3.3V	MCU digital power. Filtered from P	3V3.	
_B Denotes - Active-Low Signal <> or [] Denotes - Vectored Signals	VDDA	3.3V	VDDA power for MCU and analog	circuits. Filtered from P3V3_M	iCU.
5. Interpret diagram in accordance with American	VREFH	3.3V	Upper reference voltage for ADC	on the MCU. Filtered from VDD	A.
National Standards Institute specifications, current revision, with the exception of logic block symbology.	VREFL	0V	Lower reference voltage for ADC	on the MCU. Filtered from VSS	SA.
revision, man are exception or legic block eyinbelegy.	VSSA	0V	VSSA power for MCU and analog	circuits. Filtered from GND.	
	GND	0V	Digital Ground.		



Sheet 9

## ELEVATOR CONNECTORS

K60NF1M MCU

Sheet 5

OSJTAG/USB Bridge Circuit

USB Mini B Connector

MC9S08JM60

Voltage Translation

OSJTAG/JTAG Header

SCI Source Selectors

Power Supply Circuits

Sheet 4

50 MHz XTAL

12 MHz XTAL

32.768 KHz XTAL

VSSA/VDDA filter

VREFH/VREFL filter

VREF\_OUT

VREGIN, VOUT33

Sheet 6

INFRARED PORT

Sheet 6

PUSH BUTTONS

Sheet 6

SD CARD SOCKET

Sheet 7

ANALOG INPUTS
MMA7660 ACCELEROMETER
POTENTIOMETER

Sheet 8

NAND Flash

Sheet 7

TOWER PLUG-IN (TWRPI)

SENSOR HEADERS

Sheet 7

TOWER PLUG-IN (TWRPI)

TOUCH HEADER

