# Bluetooth Baseband LSI Panasonic PAN1026

Toshiba TC35661

**Application Note** 

August.2013

000630EBA1-000809TS

PANASONIC is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing PANASONIC products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such PANASONIC products could cause loss of human life,

bodily injury or damage to property. In developing your designs, please ensure that PANASONIC products are used within specified operating ranges as set forth in the most recent PANASONIC products specifications.

The PANASONIC products isted in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These PANASONIC products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of PANASONIC products listed in this document shall be made at the customer's own risk.

listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by PANASONIC CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of PANASONIC CORPORATION or others.

The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the product operation, its functions, and applications. We request that the operation of any application system incorporating this product is fully tested by system vendor.

[Revised Note]

Date	Modification	Note			
24th-June-2013	1 <sup>st</sup> Release				
	Based on TC35661_SPP_LE_Application_Note.				
	Added information on the following sections.				
	2.2 Setting up Complete model				
	The part of ATT/GAT on the picture.				
	3. General Supported Function				
	Change three "Supported" to " Under consideration".				
	4.2.6 Flow chart of initialization				
	In "Flow chart during Complete mode", add the initial setting for BLE.				
26th-July-2013	2.2 and 3 SPP and GATT connection are exclusive.				
	7.5 TCU_MNG_DEEP_SLEEP_REQ command description.				
	Command description is added.				
6th-August-2013	3 4.1.3 Communication Timing				
	Interval is changed to 5ms.				
	7.3 External clock setting with LOC_WRITE_MEM command				
	Deleted.				
7th-August-2013	4.2.6 Flow chart of initialization				
	Added the attention words of the HCI_DBUS_WRITE command.				
	8.2 Characteristic improvement				
	New addition.				

# **Contents**

1		TC3	5661 Complete Model ······	. 6
2		Prot	ocol Layer and Complete model	. 7
	2.1	Sup	port for Protocol Layer	7
	2.2	Set	ting up Complete model	7
3		Gen	eral Supported Function	. 8
4		UAR	RT Interface ·····	9
	4.1	Har	dware Functionality	9
		4.1.1	Formula of Programmable Baudrate	9
		4.1.2	Communication Timing	- 10
		4.1.3	Error Detection(time-out/Over-run/Flaming Error)	- 10
	4.2	UAF	RT Transport·····	· 11
		4.2.1	Packet Format in HCI mode ·····	- 11
		4.2.2	Packet Format in Complete mode	- 11
		4.2.3	RTS/CTS Flow Control	- 12
		4.2.4	Procedure of initial control	- 12
		4.2.5	Command and response for initialization	· 13
		4.2.6	Flow chart of initialization	· 14
		4.2.7	Command sequence for Complete mode	- 16
5		EEP	ROM control	17
	5.1	EEF	PROM data format	-17
	5.2	EEF	PROM devices information	· 17
	5.3	Cor	ntrol command for data writing	· 17
6		Pin S	Specification	18
7		Slee	p function ·····	19
	7.1	Ger	neral description	·19
	7.2	Cor	ndition to enter Sleep mode	· 19
		7.2.1	Setting with M2_BTL_SET_DEEP_SLEEP command	. 19
		7.2.2	TCU_MNG_DEEP_SLEEP_REQ command description	- 19
	7.3	Fun	ction in Sleep mode	- 20
		7.3.1	Sleep mode control by GPIO	- 20
		7.3.2	Sleep mode procedure by GPIO	- 21
		7.3.3	Sleep mode control by UART command	- 22


	•	7.3.4	Sleep mode procedure by UART command	22
	7.4	Hos	tWakeup signal ·····	23
		7.4.1	HostWakeUp Description	23
		7.4.2	The example of sequence using HostWakeUp signal	23
8		RF p	parameter adjustment······	· 24
	8.1	RF	parameters adjustment method	24
	8.2	Cha	racteristic improvement	24
9		Con	trol GPIOs output ······	. 39
	9.1	GPI	Os output control command	39
	9.2	GPI	Os pulse mode control command ······	40


## TC35661 Complete Model

TC35661 can operate, not only Link Management Protocol but also Stack and Profiles.

This system provides with easy development to concentrate the applications for the system.

The following shows the difference between general HCI model and TC35661 Complete model.





## 2 Protocol Layer and Complete model


#### 2.1 Support for Protocol Layer

Following figure shows the supported Bluetooth Protocol and Profile Layer in TC35661. It is executed RF control, Link Controller, Link Management, HCI, SDP,L2CAP, RFCOMM, SCO, GAP, SPP Profiles, ATT, GATT and GAP.

The running Bluetooth Protocol / Profile are compliant with the Specification of the Bluetooth System Version 4.0.

#### 2.2 Setting up Complete model

TC35661 sets HCI mode after to release Reset sequence and is changed to Complete mode by setting command from Host CPU. The setting value in HCI mode is kept in Complete mode.



SPP and GATT connection are exclusive.

Inquiry/Page scan and LE advertise can be executable at the same time.

When SPP connection is estblished, GATT connection can not be connected without SPP disconnection. When GATT connection is estblished, SPP connection can not be connected without GATT disconnection. Refer to LE MSC.

# 3 General Supported Function

Items	Description	Notes	
Bluetooth Core	4.0	Legacy(BR)and LE are both supported.	
	Power Class 2	HS are not supported.	
Feature	Sniff Supported		
(Classic)	Park	Not Supported	
	Hold	Not Supported	
	BR- 5slot packet	Supported	
	BR- 3slot packet	Supported	
	2M-5slot packet	Not supported	
	2M-3slot packet	Not supported	
	3M-5slot packet	Not supported	
	3M-3slot packet	Not supported	
	RSSI	Supported	
	SecureSimplePairing	Supported	
	PowerControl	Supported	
	AFH	Supported	
	SCO	Not Supported	
	eSCO	Not Supported	
	CQDDR	Not Supported	
	Sniff subrating	Supported	
	Secure Simple Pairing	Supported	
	UART Baudrate	115.2kbps is default. Sellectable by command.	
	UART Protocol	H4 (UART Transport Layer).	
	Multi Profile/point	Not supported	
	SPP-A	Supported. Other profile is not supported.	
	SPP-B	Supported. Other profile is not supported.	
	USB	Not Supported	
	WIFI Co-Ex	Not Supported	
	ScatterNet	Not Supported	
Feature	Central	Not supported	
(LE)	Peripheral	Supported	
	Multi Profile/point	Not supported	
	ConnectionUpdate	Supported	
	Random Address	Supported	
	WhiteList	Supported	
	SecurityProperty(JustWork)	Supported	
	SecurityProperty(PassKey)	Supported	
	SecurityProperty(NumericComparison	Supported	
	GATT-Client	Supported	
	GATT-Server	Supported	
	Broadcaster	Supported	
	Oberver	Not supported	
Dual	SPP+GATT connection estblishment simultaneously	Not supported	

#### **UART Interface**


TC35661 has an UART interface to communicate with an external Host CPU.

This chapter explains the hardware functionality of UART interface.

#### 4.1 **Hardware Functionality**

TC35661 UART interface uses 4 signals, TX/RX pins and RTS/CTS pins have the following functions.

- 1) Programmable baudrate(Default value is 115200bps)
- 2) Communication with 4 signals(Tx/Rx/RTS/CTS)
- 3) DataFormat=Start bit+8bit data+1bit Stop bit without parity bit.
- 4) Support of Error detections, time-out/Over-run/Flaming Error



#### 4.1.1 Formula of Programmable Baudrate

TC35661 UART baudrate can be calculated in the following formula.


$$BaudRate [bps] = \frac{InternalBaudrateBaseClockFrequency}{OverSamplingRatio \times DividingRatiofInternalBaudrateBaseClock}$$

InternalBaudrateBaseClockFrequency is 39MHz. OverSamplingRatio is the integral value from 1 to 2<sup>16</sup>, DividingRatioofInternalBaudrateBaseClock is the integral value from 12 to 17, and both can be changed with the UART Sampling Control Register value in M2\_BTL\_SET\_BAUDRATE command.

e.g.)
$$BaudRate = \frac{39 \times 10^{6}}{13 \times 26} = 115.4kbps$$

#### 4.1.2 **Communication Timing**

The following figure shows the communication timing.



(Note)Cycle = 7 / setting to baudrate Tolerance of transfer clock is less than 1.0%.


#### 4.1.3 **Error Detection(time-out/Over-run/Flaming Error)**

TC35661 UART has error detection function to get more reliable communications.

When TC35661 detects UART communication errors, TC35661 returns HW\_Error\_Event with error code to inform host CPU of the communication error.

Refer to TC35661\_Extention\_HCI\_Command\_XXXX.pdf HW\_Error\_Event for more detail.

The maximum transmit interval between each byte is 5ms. If this error code occurs, check for the transmission Byte interval from host CPU.



#### 4.2 **UART Transport**

#### 4.2.1 Packet Format in HCI mode

UART Protocol in HCI mode is based on Bluetooth Core Spec.H4(UART Transport Layer). The HCI packet indicator shall be sent immediately before the HCI packet.

HCI packet type	HCI packet indicator
HCI Command Packet	0x01
HCI ACL Data Packet	0x02
HCI Synchronous Data Packet	0x03 (No Support)
HCI Event Packet	0x04

#### 4.2.2 Packet Format in Complete mode

UART Protocol in Complete mode is based on TOSHIBA original.

The following table shows the packet format of TC35661 UART Transport packet.

The Packet Length shows all length with Interface data and Packet length.

The maximum Packet length is 1019Bytes.

Packet Length	Interface Data	
3bytes	Nbytes	

The following table shows the Interface Data Format. Service ID means Bluetooth Protocol Layer for data field. OpCode means the content of data field. Length means the volume of data field. The command is input from host CPU to TC35661 and the event is from TC35661 to host CPU

Service ID	OpCode	Length	Parameter
1 Byte	1 Byte	2 Bytes	N Bytes

The following table shows the type of Service IDs

Service ID	Description
0xE1	Bluetooth Management Interface
0xE5	SPP
0xD1	BLE MNG
0xD2	BLE GATT
0xD3	BLE SMP
Other	Reserved

#### 4.2.3 RTS/CTS Flow Control

This chapter explains the functionality of CTS(Clear to Send)/RTS(Request to Send) signals in UART. CTS signal is used in GPIO9, and RTS signal is in GPIO8.

CTS/RTS signals are used to get more reliable serial communication and to avoid the loss of communication data.

#### 1) CTS signal

When CTS signal is set to GND, Tc35661 setup the sending data to host CPU.

After CTS signal is set to VCC and TC35661 has sending data, TC35661 stops to output sending data to host.


## 2) RTS signal

When RTS signal is set to GND, host CPU can send data toTC35661.

If TC35661 can not arrange to receive the data from host CPU, TC35661 is set RTS signal to VCC.

#### 4.2.4 Procedure of initial control

After to release Reset sequence, TC35661 is set to HCI mode, which is used to set RF IC control parameters. To change from HCI mode to Complete mode, host CPU sends HCI\_Set\_Mode command in HCI Vendor Specific command.




Bluetooth complete mode. TCU command can be used

#### 4.2.5 Command and response for initialization


After Power on, or HW Reset, the TC35661 hardware is initialized for 20ms. RTS signal is set to high during the sequence of hardware initialization. After a RTS signal is set to low, or the HW Reset is input and waits for

20ms.




#### 4.2.6 Flow chart of initialization


Flow chart during HCI mode



Flow chart during Complete mode



## 4.2.7 Command sequence for Complete mode



#### 5 EEPROM control

#### 5.1 EEPROM data format

TC35661 can use an eternal EEPROM via an I2C. BD\_ADDR, RF parameter, paired device information and user data can be stored into an EEPROM. Following table shows EEPROM fields.

#### **EEPROM**

Name	Word Addr	Contents
System field	0x00,0x01	System field
Data field	0x02 - 0x07 BD ADDR	
	0x08 - 0x11	Module basic parameters(*Reserved)
	0x12 - 0x2D	System field
		RF parameter
		Oscillator tuning.
	0x38 - 0x6F	Paired device information
		Host CPU can use freely
	0x70 - 0x7F	Host CPU can use freely
System field	0x80 - 0xFF	System field
User field	0x100~	Host CPU can use freely

#### 5.2 EEPROM devices information

The following table shows tested EEPROM in Toshiba.

Vender	type	size
ROHM	BR24T01NUX-WTR	1kByte
Seiko Instruments Inc.	S-24C02CI-I8T1U	2kByte
ATMEL	ATMEL52424C256PU18	32kByte
STMicroelectronics	M24C32	4kByte
STMicroelectronics	M24C64	8kByte
STMicroelectronics	M24256	32kByte

#### 5.3 Control command for data writing

- (1) Host CPU enable I2C interface with M2\_BTL\_SET\_I2C\_ENABLE command.
- (2) Host CPU enable EEPROM write access with
  - M2\_BTL\_E2PROM\_WRITE\_PROTECTION\_ENABLE command
- (3) Host CPU writes data with M2\_GENERAL\_WRITE\_E2PROM command
- (4)Host CPU read data with M2\_GENERAL\_READ\_E2PROM command

Refer to TC35661\_Extention\_HCI\_Command\_XXXX.pdf for more detail.

#### Pin Specification 6

Pin	During Reset	After Reset	Function change by command	
GPIO0	GPIO	GPIO	RequestWakeUp	M2_BTL_SET_DEEP_SLEEP command enables to receive
GPIOU	Input(HZ)	Input(HZ)	Input(HZ)	RequestWakeUp signal from host CPU.
GPIO1	GPIO	GPIO	Status	M2_BTL_SET_DEEP_SLEEP command enables to indicate
	Input(Pull up)	Input(Pull up)	Output(No Pull)	Sleep mode to host CPU.
GPIO2	GPIO	GPIO	PulseOut2	TCU_VEN_SET_GPIO_PULSE_REQ command enables to set
GPI02	Input(Pull up)	Input(Pull up)	Output(No Pull)	a periodic signal output.
GPIO3	GPIO	GPIO	PulseOut3	TCU_VEN_SET_GPIO_PULSE_REQ command enables to set
GPIU3	Input(Pull up)	Input(Pull up)	Output(No Pull)	a periodic signal output.
GPIO4	GPIO	GPIO	HostWakeUp	TCU_VEN_SET_HOST_WAKEUP_NOTIFICATION_REQ
GFIO4	Input(Pull up)	Input(Pull up)	Output(No Pull)	command enables to use to make host CPU wake up.
GPIO5	GPIO	GPIO	GPIO	
GFIOS	Input(Pull up)	Input(Pull up)	Input(Pull up)	
GPIO6	GPIO	UART TX	UART TX	
GPIO6	Input(Pull up)	Output(No Pull)	Output(No Pull)	
GPIO7	GPIO	UART RX	UART RX	
GPIOI	Input(Pull up)	Input(HZ)	Input(No Pull up)	
GPIO8	GPIO	UART RTS	UART RTS	
GFIO6	Input(Pull up)	Output(No Pull)	Output(No Pull)	
GPIO9	GPIO	UART CTS	UART CTS	
GPIO9	Input(Pull up)	Input(HZ)	Input(No Pull up)	
GPIO10	GPIO	GPIO	GPIO	
GPIOTO	Input(Pull up)	Input(Pull up)	Input(Pull up)	
GPIO11	GPIO	GPIO	GPIO	
GFIOTI	Input(Pull up)	Input(Pull up)	Input(Pull up)	
GPIO12	GPIO	GPIO	GPIO	
GFIO12	Input(Pull up)	Input(Pull up)	Input(Pull up)	
GPIO13	GPIO	GPIO	GPIO	
GFIO13	Input(Pull up)	Input(Pull up)	Input(Pull up)	
GPIO14	GPIO	GPIO	I2C CLK SPI CLK	M2_BTL_SET_I2C_ENABLE command enables to use as an
	Input(Pull up)	Input(Pull up)	Output(No Pull)	I2C interface.
	0010		I2C DATA	MO DTI OFT IOO FMADIF
GPIO15	GPIO	GPIO	SPI DOUT	M2_BTL_SET_I2C_ENABLE command enables to use as an
	Input(Pull up)	Input(Pull up)	Output(No Pull)	I2C interface.
0.010	GPIO	GPIO	GPIO	
GPIO16	Input(Pull up)	Input(Pull up)	Input(Pull up)	<u> </u>
001047	GPIO	GPIO	GPIO	
GPIO17	Input(Pull up)	Input(Pull up)	Input(Pull up)	<u> </u>
GPIO18	GPIO	GPIO	GPIO	
	Input(Pull up)	Input(Pull up)	Input(Pull up)	<u> </u>

## 7 Sleep function

#### 7.1 General description

Sleep function decreases consumption. Host CPU controls the following two methods.

- 1) GPIO0(RequestWakeUp)
- 2) UART command

#### 7.2 Condition to enter Sleep mode

- 1) Change Sleep clock to external one (e.g. 32kHz) with LOC\_WRITE\_MEM command.
- 2) Sett Sleep mode with M2 \_BTL\_SET\_DEEP\_SLEEP command.
- 3) Bluetooth link is not existed or indicated Sniff mode with TCU\_MNG\_CONNECTION\_STATUS\_ EVENT.

#### 7.2.1 Setting with M2 BTL SET DEEP SLEEP command

M2\_BTL\_SET\_DEEP\_SLEEP command controls sleep clock, drift and jitter.

The jitter and drift are used to sync window length for RF receiving. So when the setting value is smaller than actual value, Sniff link might be disconnected. When the setting value is bigger than actual value, sync window for RF receiving opens widely, as the result consumption is increased.

## 7.2.2 TCU\_MNG\_DEEP\_SLEEP\_REQ command description

This command is used to enter/exit deep sleep mode in complete mode.

After Host sends TCU\_MNG\_DEEP\_SLEEP\_REQ(Enable),

Host shall send TCU\_MNG\_DEEP\_SLEEP\_REQ(Disable) before sending other commands.

TC35661 enters deep sleep mode after receiving TCU\_MNG\_DEEP\_SLEEP\_REQ(Enable).

Then TC35661 recognizes all commands as TCU\_MNG\_DEEP\_SLEEP\_REQ(Disable) command during deep sleep mode.

#### 7.3 Function in Sleep mode

#### 7.3.1 Sleep mode control by GPIO

Host CPU controls GPIO0. TC35661 notify sleep status with GPIO1.

 ${\tt M2\_BTL\_SET\_DEEP\_SLEEP\ command} (Deep-sleep\ instructions/Set\ Notify\ specific\ interface) sets\ method.$ 

Select Bit0: GPIO (0=No notification / 1=Notification).

GPIO0=H: Sleep is not available.


GPIO0=L: Sleep is available.

GPIO1=H: Sleep mode. Host can not send UART command.

GPIO1=L: Active mode. Host can send UART command.


These following figures show control Sleep mode by using GPIOs.

#### **During no Bluetooth link**




#### During no Bluetooth link / Running Scan mode

GPIO0 (RequestWakeUp) MCU->TC35661 Low level (Sleep mode is available) Host CPU cannot transmit UART commands



#### During Bluetooth link / Sniff mode

GPIO0 (RequestWakeUp)
Low level (Sleep mode is available)



#### 7.3.2 Sleep mode procedure by GPIO

- 1) Send LOC\_WRITE\_MEM command during HCI mode to use external sleep clock.
- 2) Send M2\_BTL\_SET\_DEEP\_SLEEP command during HCI mode.

  This command can set to Sleep mode and change Sleep clock jitter and drift with this command.
- 3) Input high to GPIO0 (No Sleep mode).
- 4) Connect SPP.
- 5) Set to sniff mode with TCU\_MNG\_SNIFF\_MODE\_CONTROL\_REQ command.
- 6) Input GPIO0 to lowto enter Sleep mode.


#### 7.3.3 Sleep mode control by UART command

M2\_BTL\_SET\_DEEP\_SLEEP command (Deep-sleep instructions/Set Notify specific interface) sets control method. Select Bit1: UART (0=No notification / 1=Notification).

When UART is selected, TCU\_MNG\_DEEP\_SLEEP\_REQ (TC35661APL\_MNG\_E\_XXXX.pdf) controls sleep mode. SPP firmware does not support USB.

The figure shows relationship between TCU\_MNG\_DEEP\_SLEEP\_REQ/parameter and GPIO1 notify.

#### **During no Bluetooth link**



## 7.3.4 Sleep mode procedure by UART command

- 1) Send LOC\_WRITE\_MEM command during HCI mode to use external sleep clock.
- 2) Send M2\_BTL\_SET\_DEEP\_SLEEP command during HCI mode.

  This command can set to Sleep mode and change Sleep clock jitter and drift with this command.
- 3) Connect SPP.
- 4) Set to sniff mode with TCU MNG SNIFF MODE CONTROL REQ command.
- 5) Send TCU\_MNG\_DEEP\_SLEEP\_REQ command to set to Sleep mode.

#### 7.4 HostWakeup signal


#### 7.4.1 HostWakeUp Description

TCU\_VEN\_SET\_HOST\_WAKEUP\_NOTIFICATION\_REQ command enables HostWakeUp signal with GPIO4, HostWakeUp signal wakes up host CPU from Sleep mode.

Both host CPU and TC35661 can be entered Sleep mode to reduce the system power consumption.

#### 7.4.2 The example of sequence using HostWakeUp signal

- 1) Send TCU\_VEN\_SET\_HOST\_WAKEUP\_NOTIFICATION\_REQ command (Enable) from host CPU.
- 2) TC35661 starts to control a HostWakeUp signal simultaneously with TCU\_VEN\_SET\_HOST\_WAKEUP\_NOTIFICATION\_RESP from host CPU.
- 3) Host CPU needs to turn a BT\_CTS to high before sleep mode.
- 4) TC35661 is waked up by receiving the data from remote device.
- 5) TC35661 outputs a HostWakeUp signal to host CPU.
- 6) Host CPU shifts to Active mode by receiving the HostWakeUp signal.
- 7) After host CPU is weaked up from sleep mode, host CPU turns BT\_CTS signal to low. Then TC35661 generates data.



### 8 RF parameter adjustment

The X'tal frequency parameter can be adjusted by DBUS\_WRITE\_MEM command.

The default value is 0x0100.

## 8.1 RF parameters adjustment method

HCI\_DBUS\_WRITE command line is 03 fc 05 00 c2 a6 xx xx, and xx xx is value to set X'tal frequency.

The 0xa6 means that the most significant 3bits are the device address, and the least significant 5bits are the RF parameter address.

HCI\_DBUS\_READ command reads RF parameters. This command line is 03 fc 03 00 c3 a6.

Refer to TC35661\_Extenstion\_HCI\_Command\_E\_XXXX.pdf for more detail.

X'tal frequency parameter is 1-2kHz per 1step.

Refer to Datasheet in order to get some exact information.

(Note)

Evaluate frequency after the parameter changes in each environment.

#### 8.2 Characteristic improvement

ROM501 needs additional command to improve RF characteristics.

Script file name is tc35661v5\_RM501\_130725LEdual\_power\_con\_enable.txt

Command line is as follows.

When this command line is not implemented, RF for low energy characteristic might be not enough.

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0xae(dev:0x5,reg:0x0e)

value=0xcd18

L:(CMD) 01 03 fc 05 00 c2 ae 18 cd

B:(EVT) 04 0f 04 00 04 03 fc

B:(EVT) 04 ff 04 03 00 c2 00

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 ee 00 d9

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0xee(dev:0x7,reg:0x0e)

value=0xd900

B:(EVT) 04 0f 04 00 04 03 fc

Command Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext Event-ExCh3(LCI) MesgID=0xc2(LOC DBUS WRITE) st=0x00(LOC OK)

L:(CMD) 01 03 fc 05 00 c2 fa a4 a4

ExCh3- Op=0xfc03 len=0x05 mesqID=0xc2(LOC DBUS WRITE) addr=0xfa(dev:0x7,reg:0x1a) value=0xa4a4

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 81 f3 c7

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x81(dev:0x4,reg:0x01) value=0xc7f3

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 63 f4 04

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x63(dev:0x3,reg:0x03) value=0x04f4

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 83 00 e6

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x83(dev:0x4,reg:0x03)

value=0xe600

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 64 af 00

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x64(dev:0x3,reg:0x04) value=0x00af

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 84 ff 80

ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x84(dev:0x4,reg:0x04) value=0x80ff

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 65 b0 00

ExCh3- Op=0xfc03 len=0x05 mesqID=0xc2(LOC DBUS WRITE) addr=0x65(dev:0x3,reg:0x05)

value=0x00b0

B:(EVT) 04 0f 04 00 04 03 fc

Command Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 85 1b 60 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x85(dev:0x4,reg:0x05) value=0x601b B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 66 ed 00 len=0x05 ExCh3-Op=0xfc03 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x66(dev:0x3,reg:0x06) value=0x00ed B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 86 6e 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x86(dev:0x4,reg:0x06) value=0x006e B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 67 ea 0e ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x67(dev:0x3,reg:0x07) value=0x0eea B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 87 80 80 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC DBUS WRITE) addr=0x87(dev:0x4,reg:0x07) value=0x8080 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 68 f4 49 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x68(dev:0x3,reg:0x08) value=0x49f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 88 00 ee ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x88(dev:0x4,reg:0x08) value=0xee00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 69 f4 27 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x69(dev:0x3,reg:0x09) value=0x27f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 89 00 fe ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x89(dev:0x4,reg:0x09) value=0xfe00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6a 00 ff ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6a(dev:0x3,reg:0x0a) value=0xff00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8a 00 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC DBUS WRITE) addr=0x8a(dev:0x4,reg:0x0a) value=0x0000 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6b ea 09 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6b(dev:0x3,reg:0x0b) value=0x09ea B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8b 80 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8b(dev:0x4,reg:0x0b)

value=0x0080

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 6c f4 01 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6c(dev:0x3,reg:0x0c) value=0x01f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8c 00 80 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8c(dev:0x4,reg:0x0c) value=0x8000 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6d e2 01 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6d(dev:0x3,reg:0x0d) value=0x01e2 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext Event-ExCh3(LCI) MesqID=0xc2(LOC DBUS WRITE) st=0x00(LOC OK) L:(CMD) 01 03 fc 05 00 c2 8d 08 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC DBUS WRITE) addr=0x8d(dev:0x4,reg:0x0d) value=0x0008 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6e a4 01 ExCh3mesgID=0xc2(LOC DBUS WRITE) Op=0xfc03 len=0x05 addr=0x6e(dev:0x3,reg:0x0e) value=0x01a4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8e 80 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC DBUS WRITE) addr=0x8e(dev:0x4,reg:0x0e) value=0x0080 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 6f 00 ff ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6f(dev:0x3,reg:0x0f) value=0xff00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8f 00 00 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8f(dev:0x4,reg:0x0f) value=0x0000 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 a0 21 10 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0xa0(dev:0x5,reg:0x00) value=0x1021 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 81 d3 c7 Op=0xfc03 ExCh3len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x81(dev:0x4,reg:0x01) value=0xc7d3 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 82 a8 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x82(dev:0x4,reg:0x02) value=0x00a8 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 63 f4 04 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x63(dev:0x3,reg:0x03) value=0x04f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 83 00 e2 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x83(dev:0x4,reg:0x03) value=0xe200 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 64 af 00 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x64(dev:0x3,reg:0x04) value=0x00af B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 84 f8 80 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x84(dev:0x4,reg:0x04) value=0x80f8 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 65 b0 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x65(dev:0x3,reg:0x05) value=0x00b0 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 85 18 60 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x85(dev:0x4,reg:0x05) value=0x6018 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 66 ed 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x66(dev:0x3,reg:0x06) value=0x00ed B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 86 6e 70 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x86(dev:0x4,reg:0x06) value=0x706e B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 67 ea 0e len=0x05 ExCh3-Op=0xfc03 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x67(dev:0x3,reg:0x07) value=0x0eea B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 87 80 80 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x87(dev:0x4,reg:0x07) value=0x8080 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 68 f4 14 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x68(dev:0x3,reg:0x08) value=0x14f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 88 00 e6 ExCh3-Op=0xfc03 mesgID=0xc2(LOC DBUS WRITE) len=0x05 addr=0x88(dev:0x4,reg:0x08) value=0xe600 B:(EVT) 04 0f 04 00 04 03 fc Command Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 69 f4 04 ExCh3- Op=0xfc03 len=0x05 mesqID=0xc2(LOC DBUS WRITE) addr=0x69(dev:0x3,reg:0x09) value=0x04f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 89 00 fe ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x89(dev:0x4,reg:0x09) value=0xfe00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6a 00 ff ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6a(dev:0x3,reg:0x0a) value=0xff00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8a 00 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8a(dev:0x4,reg:0x0a) value=0x0000 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6b ea 02 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6b(dev:0x3,reg:0x0b) value=0x02ea B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8b 80 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8b(dev:0x4,reg:0x0b) value=0x0080 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6c f4 01 ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6c(dev:0x3,reg:0x0c) value=0x01f4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8c 00 80 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8c(dev:0x4,reg:0x0c) value=0x8000

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 03 fc 05 00 c2 6d e2 01 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6d(dev:0x3,reg:0x0d) value=0x01e2 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8d 08 00 len=0x05 ExCh3-Op=0xfc03 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8d(dev:0x4,reg:0x0d) value=0x0008 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6e a4 01 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6e(dev:0x3,reg:0x0e) value=0x01a4 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8e 80 00 ExCh3-Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x8e(dev:0x4,reg:0x0e) value=0x0080 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 6f 00 ff ExCh3- Op=0xfc03 len=0x05 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0x6f(dev:0x3,reg:0x0f) value=0xff00 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 8f 00 00 ExCh3- Op=0xfc03 len=0x05 mesqID=0xc2(LOC DBUS WRITE) addr=0x8f(dev:0x4,reg:0x0f) value=0x0000 B:(EVT) 04 0f 04 00 04 03 fc Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3) B:(EVT) 04 ff 04 03 00 c2 00 Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK) L:(CMD) 01 03 fc 05 00 c2 a0 21 00 ExCh3-Op=0xfc03 mesgID=0xc2(LOC\_DBUS\_WRITE) addr=0xa0(dev:0x5,reg:0x00) len=0x05

value=0x0021

B:(EVT) 04 0f 04 00 04 03 fc

Command\_Status- st=0x00(SUCCESS) NHCP=0x04 Op=0xfc03(ExCh3)

B:(EVT) 04 ff 04 03 00 c2 00

Ext\_Event-ExCh3(LCI) MesgID=0xc2(LOC\_DBUS\_WRITE) st=0x00(LOC\_OK)

L:(CMD) 01 08 fc 2f 00 a0 00 00 00 14 55 ff 10 25 03 9c ad 09 00 e0 7b 00 28 01 d0 02 21 38 e0 bb f7 ab fe 4a e1 01 d0 e5 f7 7e ff 01 2e 00 d0 00 27 20 7c 04 28

ExCh8- Op=0xfc08 len=0x2f ExOp=0xa0(M2\_Set) Initiator=0x04(Host) Accepter=0x01(BT\_Core\_lower) InformationID=0x55(PATCH\_SWAP\_BASE)

- Result=0xff(Result\_Reserved) DataType=0x10(Bytes) DataLength=0x25

Data=0x039cad0900e07b002801d0022138e0bbf7abfe4ae101d0e5f77eff012e00d00027207c0428 B:(EVT) 04 ff 0a 08 00 a0 00 00 01 4 55 00 00

- Result=0x00(OK) DataType=0x00(Data\_None)

L:(CMD) 01 08 fc ee 00 a0 00 00 01 4 56 ff 10 e4 00 6b 05 00 26 4a 05 20 30 b4 10 80 26 48 25 49 88 82 ff 20 c8 82 c8 8a c0 07 fc d1 01 20 80 03 88 82 48 8b 00 09 00 01 08 21 01 43 51 83 ff 21 ff 31 91 83 1d 4c 00 22 a2 80 ff 23 e4 33 e3 80 0c 24 04 43 1a 48 84 81 c1 81 82 82 c3 82 19 49 08 88 01 23 02 1c 9a 43 0a 80 17

4a 03 23 5b 04 5a 62 60 32 da 62 16 4a 14 4d 5a 66 15 4a 17 4c 9a 66 15 4a 5a 67 da 1d f9 32 9d 62 54 62 08 34 d4 62 95 62 13 4a 12 4c 54 62 13 4c 94 62 13 4c d4 62 1b 68 12 4a 93 42 fd d1 08 80 30 bc 70 47 20 02 06 00 c0 08 06 00 be 2f 00 00 60 03 06 00 60 0b 06 00 a0 02 06 00 0b 20 00 20 00 20 18 20 07 a0 01 21 00 a0 1d 21 0c a0 01 21 0f 20 00 20 01 20 01 20 40 01 06 00 00 20 1d 20 03 20 01 20 ff 0f 00 00 ExCh8- Op=0xfc08 len=0xee ExOp=0xa0(M2\_Set) Initiator=0x04(Host) Accepter=0x01(BT\_Core\_lower) InformationID=0x56(PATCH\_SWAP\_PROG\_WRITE)

Result=0xff(Result\_Reserved) DataType=0x10(Bytes) DataLength=0xe4

Data=0x006b0500264a052030b41080264825498882ff20c882c88ac007fcd1012080038882488b0009000108

101435183ff21ff3191831d4c0022a280ff23e433e3800c2404431a488481c1818282c382194908880123021c9a 430a80174a03235b045a626032da62164a144d5a66154a174c9a66154a5a67da1df9329d6254620834d46295

2134a124c5462134c9462134cd4621b68124a9342fdd1088030bc704720020600c0080600be2f000060030600 600b0600a00206000b2000200020182007a0012100a01d210ca001210f200020012001204001060000201d20 0

3200120ff0f0000

2

B:(EVT) 04 ff 0a 08 00 a0 00 00 00 14 56 00 00

- Result=0x00(OK) DataType=0x00(Data\_None)

L:(CMD) 01 08 fc 0b 00 a0 00 00 00 14 57 ff 02 03 01

ExCh8- Op=0xfc08 len=0x0b ExOp=0xa0(M2\_Set) Initiator=0x04(Host) Accepter=0x01(BT\_Core\_lower) InformationID=0x57(PATCH\_CONTROL)

- Result=0xff(Result\_Reserved) DataType=0x02(Uint16) Data=0x0103

B:(EVT) 04 ff 0a 08 00 a0 00 00 00 14 57 00 00

- Result=0x00(OK) DataType=0x00(Data\_None)

L:(CMD) 01 08 fc 09 00 a0 00 00 00 14 01 ff 00

ExCh8- Op=0xfc08 len=0x09 ExOp=0xa0(M2\_Set) Initiator=0x04(Host) Accepter=0x01(BT\_Core\_lower) InformationID=0x01(TRACE\_START)

Result=0xff(Result\_Reserved) DataType=0x00(Data\_None)

B:(EVT) 04 ff 0a 08 00 a0 00 00 00 14 01 02 00

- Result=0x02(Unknown\_Data\_Type) DataType=0x00(Data\_None)

#### 9 **Control GPIOs output**


#### 9.1 GPIOs output control command

GPIOs are set to input ports (Internal PullUp) after resets. Only GPIO0 is no internal register.

TCU\_VEN\_SET\_GPIO\_WRITE\_REQ command enables GPIOs to output ports.

This command is available on both active and Sniff mode.

The following figure shows the sequence.




## 9.2 GPIOs pulse mode control command

TCU\_VEN\_SET\_GPIO\_PULSE\_REQ command repeats GPIO2 and GPIO3 to high and low output periodically.

This command is used for LEDs blink.

GPIOs blink is kept during Sleep mode.

The following figure shows the sequence.



End of document