


These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

ADC Diff Pairs on JM1



+3V3_IN

Other IO on JM2



PGA SDIO	B15 L9 N		
PGA SCLK	B15 L9 P		
PGA CSn 1	B15 L8 N		
ATTEN 1	B15 L8 P		
DC CPL 1	B15 L7 N		
PROBE COMPB15	L7 P		
PGA CSn 2	B15 L13 P		
ATTEN 2	B15 L13 N		
DC CPL 2	B15 L14 P		
PGA CSn 3	B15 L14 N		
ATTEN 3	B15 L12 P		
DC CPL 3	B15 L12 N		
PGA CSn 4	B15 L10 N		
ATTEN 4	B15 L10 P		
DC CPL 4	B15 L18 P		

B15 L23 P	ADC SCLK
B15 L23 N	ADC SDATA
B15 L19 P	FE PG
B15 L19 N	OSC OE
B15 L11 P	ACQ EN
B15 L11 N	FE EN
B15 L3 P	SDA
B15 L3 N	SCL
B15 L17 N	ADC PD
B15 L17 P	ADC RSTn
B15 L16 P	ADC CSn
B15 L16 N	ADC PG



Title		
Size	Number	Revision
A4		
Date:	11-10-2022	Sheet of
File:	C:\Users\...\Connectors.SchDoc	Drawn By:

UIC

BANK 34

IO_0_34	I6	ADC_SCLK
IO_L1P_T0_34	K6	FE_EN
IO_L1N_T0_34	K5	SCL
IO_L2P_T0_34	J5	FE_PG
IO_L2N_T0_34	J4	ADC_CS_n
IO_L3P_T0_DQS_34	K2	PGA_SCLK
IO_L3N_T0_DQS_34	K1	ATTEN_4
IO_L4P_T0_34	K3	DC_CPL_4
IO_L4N_T0_34	L2	PERST#
IO_L5P_T0_34	L4	ADC_PD
IO_L5N_T0_34	L3	PGA_SDIO
IO_L6P_T0_34	L5	ADC_SDATA
IO_L6N_T0_VREF_34	M5	PGA_CS_n_2
IO_L7P_T1_34	M2	ATTEN_2
IO_L7N_T1_34	M1	PGA_CS_n_1
IO_L8P_T1_34	M6	ADC_RST_n
IO_L8N_T1_34	N6	ATTEN_1
IO_L9P_T1_DQS_34	N1	PROBE_COMP
IO_L9N_T1_DQS_34	P1	ATTEN_3
IO_L10P_T1_34	M4	ACQ_EN
IO_L10N_T1_34	N4	SDA
IO_L11P_T1_SRCC_34	N3	OSC_OE
IO_L11N_T1_SRCC_34	N2	DC_CPL_2
IO_L12P_T1_MRCC_34	P4	CLK25
IO_L12N_T1_MRCC_34	P3	DC_CPL_1
IO_L13P_T2_MRCC_34	P2	LCLK_P
IO_L13N_T2_MRCC_34	K1	LCLK_N
IO_L14P_T2_SRCC_34	R3	PGA_CS_n_3
IO_L14N_T2_SRCC_34	L2	DC_CPL_3
IO_L15P_T2_DQS_34	U1	FCLK_P
IO_L15N_T2_DQS_34	U2	FCLK_N
IO_L16P_T2_34	V3	D1B_P
IO_L16N_T2_34	V2	D1B_N
IO_L17P_T2_34	T4	D3B_N
IO_L17N_T2_34	T3	D3B_P
IO_L18P_T2_34	U4	D1A_P
IO_L18N_T2_34	V4	D1A_N
IO_L19P_T3_34	P6	SYNC
IO_L19N_T3_VREF_34	P5	PGA_CS_n_4
IO_L20P_T3_34	U6	D4A_N
IO_L20N_T3_34	U5	D4A_P
IO_L21P_T3_DQS_34	R5	D3A_P
IO_L21N_T3_DQS_34	T5	D3A_N
IO_L22P_T3_34	R7	D4B_N
IO_L22N_T3_34	T7	D4B_P
IO_L23P_T3_34	V7	D2A_N
IO_L23N_T3_34	V6	D2A_P
IO_L24P_T3_34	V8	D2B_N
IO_L24N_T3_34	V7	D2B_P
IO_25_34	R6	ADC_PG

IC FPGA XC7A50T-2CSG325C



D3B Inversion!

D4A Inversion!

D4B Inversion!

D2A Inversion!

D2B Inversion!



Title		
Size A4	Number	Revision
Date:	11-10-2022	Sheet of
File:	C:\Users\...\FPGA Bank IO.SchDoc	Drawn By:


Pull-Up During Configuration (burr)
Active-Low PUDC_B input enables internal pull-up resistors on the SelectIO pins after power-up and during configurations.

- When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin.
- When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin.


PUDC_B must be tied either directly, or via a $\leq 1\text{ k}\Omega$ to V_{CC0_14} or GND. When PUDC_B is tied to GND, the activation of internal pull-ups during power-on depends on the power sequence because the PUDC_B control signal is forwarded through an input buffer in bank 14 and internal paths to the enables of internal pull-ups at applicable pins in their respective I/O banks. An external pull-up resistor is recommended between a pin and the pin's V_{CC0} power supply when it is critical for the pin to be pulled High immediately as the pin's V_{CC0} power ramps up.

Caution! Do not allow this pin to float before and during configurations.


U1A



IC FPGA XC7A50T-2CSG325C




U1B



IC FPGA XC7A50T-2CSG325C

Title		
Size	Number	Revision
A4		
Date:	11-10-2022	Sheet of
File:	C:\Users\...FPGA Banks DDR3.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	11-10-2022	Sheet of
File:	C:\Users\...\FPGA_MGT.SchDoc	Drawn By:

Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master SPI	001	x1, x2, x4	Output









Figure 2: FPGA and SPI Flash Configuration Schematic Diagram

Title		
Size A4	Number	Revision
Date:	11-10-2022	Sheet of
File:	C:\Users\...\FPGA_CFG.SchDoc	Drawn By:



Title		
Size A4	Number	Revision
Date:	11-10-2022	Sheet of
File:	C:\Users\...ADDR3L\SchDoc	Drawn By:






1

2



3

4

The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO
1V,1V,1.8V,1.35V and 3.3V



The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT
1V,1V,1.2V



Title		
Size	Number	Revision
A4		
Date:	11-10-2022	Sheet of
File:	C:\Users\...\PWR.SchDoc	Drawn By:

1

2

3

4