


These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.



| | | | |
|------------|--------------------------------|-----------|----------|
| Title | | | |
| Size A4 | Number | | Revision |
| Date: | 2-15-2022 | Sheet of | |
| File: | C:\Users\...\Connectors.SchDoc | Drawn By: | |

UIC

BANK 34

| | | |
|--------------------|-----|------------------------|
| IO_0_34 | <I6 | ADC_SCLK |
| IO_L1P_T0_34 | <K6 | FE_EN |
| IO_L1N_T0_34 | <K5 | SCL |
| IO_L2P_T0_34 | <J5 | FE_PG |
| IO_L2N_T0_34 | <J4 | ADC_CS _n |
| IO_L3P_T0_DQS_34 | <K2 | PGA_SCLK |
| IO_L3N_T0_DQS_34 | <K1 | ATTEN_4 |
| IO_L4P_T0_34 | <K3 | DC_CPL_4 |
| IO_L4N_T0_34 | <J2 | PERST# |
| IO_L5P_T0_34 | <J4 | ADC_PD |
| IO_L5N_T0_34 | <J3 | PGA_SDIO |
| IO_L6P_T0_34 | <J5 | ADC_SDATA |
| IO_L6N_T0_VREF_34 | <M5 | PGA_CS _n _2 |
| IO_L7P_T1_34 | <M2 | ATTEN_2 |
| IO_L7N_T1_34 | <M1 | PGA_CS _n _1 |
| IO_L8P_T1_34 | <M6 | ADC_RST _n |
| IO_L8N_T1_34 | <N6 | LEDs_2 |
| IO_L9P_T1_DQS_34 | <N1 | PROBE_COMP |
| IO_L9N_T1_DQS_34 | <P1 | ATTEN_3 |
| IO_L10P_T1_34 | <M4 | ACQ_EN |
| IO_L10N_T1_34 | <N4 | SDA |
| IO_L11P_T1_SRCC_34 | <N3 | OSC_OE |
| IO_L11N_T1_SRCC_34 | <N2 | DC_CPL_2 |
| IO_L12P_T1_MRCC_34 | <P4 | ATTEN_1 |
| IO_L12N_T1_MRCC_34 | <P3 | DC_CPL_1 |
| IO_L13P_T2_MRCC_34 | <R2 | LCLK_P |
| IO_L13N_T2_MRCC_34 | <R1 | LCLK_N |
| IO_L14P_T2_SRCC_34 | <R3 | PGA_CS _n _3 |
| IO_L14N_T2_SRCC_34 | <T2 | DC_CPL_3 |
| IO_L15P_T2_DQS_34 | <U2 | FCLK_P |
| IO_L15N_T2_DQS_34 | <U1 | FCLK_N |
| IO_L16P_T2_34 | <V3 | D1B_P |
| IO_L16N_T2_34 | <V2 | D1B_N |
| IO_L17P_T2_34 | <T4 | D3B_N |
| IO_L17N_T2_34 | <T3 | D3B_P |
| IO_L17N_T2_34 | <U4 | D1A_P |
| IO_L18P_T2_34 | <V4 | D1A_N |
| IO_L18N_T2_34 | <P6 | LEDs_1 |
| IO_L19P_T3_34 | <P5 | PGA_CS _n _4 |
| IO_L19N_T3_VREF_34 | <U6 | D4A_N |
| IO_L20P_T3_34 | <U5 | D4A_P |
| IO_L20N_T3_34 | <R5 | D3A_P |
| IO_L21P_T3_DQS_34 | <T5 | D3A_N |
| IO_L21N_T3_DQS_34 | <R7 | D4B_N |
| IO_L22P_T3_34 | <T7 | D4B_P |
| IO_L22N_T3_34 | <U7 | D2A_N |
| IO_L23P_T3_34 | <V6 | D2A_P |
| IO_L23N_T3_34 | <V8 | D2B_N |
| IO_L24P_T3_34 | <V7 | D2B_P |
| IO_L24N_T3_34 | <R6 | ADC_PG |
| IO_25_34 | | |

XC7A35T-2CSG325C


D3B Inversion!

D4A Inversion!

D4B Inversion!

D2A Inversion!

D2B Inversion!



| Title | | |
|-------|----------------------------------|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2-15-2022 | Sheet of |
| File: | C:\Users\...\FPGA_Bank_IO.SchDoc | Drawn By: |

(Pull-Up During Configuration (bar))
Active-Low PUDC_B input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration.
• When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin.
• When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin.
PUDC_B must be tied either directly, or via a $\geq 1\text{ k}\Omega$ to V_{CC0_IO} or GND. When PUDC_B is tied to GND, the activation of internal pull-ups during power-on depends on the power sequence because the PUDC_B control signal is forwarded through an input buffer in bank 14 and internal paths to the enables of internal pull-ups at applicable pins in their respective I/O banks. An external pull-up resistor is recommended between a pin and the pin's V_{CC0} power supply when it is critical for the pin to be pulled High immediately as the pin's V_{CC0} power ramps up.
Caution! Do not allow this pin to float before and during configuration.

U1A

| BANK 14 | |
|------------------------------|-----|
| IO_0_14 | L14 |
| IO_L1P_T0_D00_MOSI_14 | K16 |
| IO_L1N_T0_D01_DIN_14 | L17 |
| IO_L2P_T0_D02_14 | T15 |
| IO_L2N_T0_D03_14 | J16 |
| IO_L3P_T0_DQS_PUDC_B_14 | J18 |
| IO_L3N_T0_DQS_EMCCLK_14 | K18 |
| IO_L4P_T0_D04_14 | K17 |
| IO_L4N_T0_D05_14 | L18 |
| IO_L5P_T0_D06_14 | J14 |
| IO_L5N_T0_D07_14 | K15 |
| IO_L6P_T0_FCS_B_14 | L15 |
| IO_L6N_T0_D08_VREF_14 | M15 |
| IO_L7P_T1_D09_14 | M16 |
| IO_L7N_T1_D10_14 | M17 |
| IO_L8P_T1_D11_14 | M14 |
| IO_L8N_T1_D12_14 | N14 |
| IO_L9P_T1_DQS_14 | N16 |
| IO_L9N_T1_DQS_D13_14 | N17 |
| IO_L10P_T1_D14_14 | N18 |
| IO_L10N_T1_D15_14 | P18 |
| IO_L11P_T1_SRCC_14 | P15 |
| IO_L11N_T1_SRCC_14 | P16 |
| IO_L12P_T1_MRCC_14 | P14 |
| IO_L12N_T1_MRCC_14 | R15 |
| IO_L13P_T2_MRCC_14 | T14 |
| IO_L13N_T2_MRCC_14 | T15 |
| IO_L14P_T2_SRCC_14 | R16 |
| IO_L14N_T2_SRCC_14 | R17 |
| IO_L15P_T2_DQS_RDWR_B_14 | R18 |
| IO_L15N_T2_DQS_DOUT_CSO_B_14 | T18 |
| IO_L16P_T2_CSI_B_14 | T17 |
| IO_L16N_T2_A15_D31_14 | U17 |
| IO_L17P_T2_A14_D30_14 | U15 |
| IO_L17N_T2_A13_D29_14 | U16 |
| IO_L18P_T2_A12_D28_14 | V16 |
| IO_L18N_T2_A11_D27_14 | V17 |
| IO_L19P_T3_A10_D26_14 | R13 |
| IO_L19N_T3_A09_D25_VREF_14 | T13 |
| IO_L20P_T3_A08_D24_14 | U14 |
| IO_L20N_T3_A07_D23_14 | V14 |
| IO_L21P_T3_DQS_14 | V12 |
| IO_L21N_T3_DQS_A06_D22_14 | V13 |
| IO_L22P_T3_A05_D21_14 | T12 |
| IO_L22N_T3_A04_D20_14 | U12 |
| IO_L23P_T3_A03_D19_14 | U11 |
| IO_L23N_T3_A02_D18_14 | V11 |
| IO_L24P_T3_A01_D17_14 | U9 |
| IO_L24N_T3_A00_D16_14 | V9 |
| IO_25_14 | U10 |

XC7A35T-2CSG325C



U1B

| BANK 15 | |
|-------------------------|-----|
| IO_0_15 | D10 |
| IO_L1P_T0_AD0P_15 | D8 |
| IO_L1N_T0_AD0N_15 | C8 |
| IO_L2P_T0_AD8P_15 | D9 |
| IO_L2N_T0_AD8N_15 | C9 |
| IO_L3P_T0_DQS_AD1P_15 | B9 |
| IO_L3N_T0_DQS_AD1N_15 | A9 |
| IO_L4P_T0_15 | C11 |
| IO_L4N_T0_15 | B11 |
| IO_L5P_T0_AD9P_15 | B10 |
| IO_L5N_T0_AD9N_15 | A10 |
| IO_L6P_T0_15 | D11 |
| IO_L6N_T0_VREF_15 | C12 |
| IO_L7P_T1_AD2P_15 | B12 |
| IO_L7N_T1_AD2N_15 | A12 |
| IO_L8P_T1_AD10P_15 | A13 |
| IO_L8N_T1_AD10N_15 | A14 |
| IO_L9P_T1_DQS_AD3P_15 | C14 |
| IO_L9N_T1_DQS_AD3N_15 | B15 |
| IO_L10P_T1_AD11P_15 | B14 |
| IO_L10N_T1_AD11N_15 | A15 |
| IO_L11P_T1_SRCC_15 | D13 |
| IO_L11N_T1_SRCC_15 | C13 |
| IO_L12P_T1_MRCC_15 | E13 |
| IO_L12N_T1_MRCC_15 | D14 |
| IO_L13P_T2_MRCC_15 | E15 |
| IO_L13N_T2_MRCC_15 | D15 |
| IO_L14P_T2_SRCC_15 | E16 |
| IO_L14N_T2_SRCC_15 | D16 |
| IO_L15P_T2_DQS_15 | B16 |
| IO_L15N_T2_DQS_ADV_B_15 | A17 |
| IO_L16P_T2_A28_15 | C16 |
| IO_L16N_T2_A27_15 | B17 |
| IO_L17P_T2_A26_15 | E17 |
| IO_L17N_T2_A25_15 | D18 |
| IO_L18P_T2_A24_15 | C17 |
| IO_L18N_T2_A23_15 | C18 |
| IO_L19P_T3_A22_15 | G17 |
| IO_L19N_T3_A21_VREF_15 | F18 |
| IO_L20P_T3_A20_15 | H16 |
| IO_L20N_T3_A19_15 | G16 |
| IO_L21P_T3_DQS_15 | G15 |
| IO_L21N_T3_DQS_A18_15 | F15 |
| IO_L22P_T3_A17_15 | G14 |
| IO_L22N_T3_A16_15 | F14 |
| IO_L23P_T3_FOE_B_15 | H17 |
| IO_L23N_T3_FWE_B_15 | H18 |
| IO_L24P_T3_RS1_15 | F17 |
| IO_L24N_T3_RS0_15 | E18 |
| IO_25_15 | H14 |

XC7A35T-2CSG325C

| Title | | |
|-------|-------------------------------------|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2-15-2022 | Sheet of |
| File: | C:\Users\...\FPGA_Banks_DDR3.SchDoc | Drawn By: |

| Table 2-1: 7 Series FPGA Configuration Modes | | | |
|--|--------|------------|----------------|
| Configuration Mode | M[2:0] | Bus Width | CCLK Direction |
| Master SPI | 001 | x1, x2, x4 | Output |








Figure 2: FPGA and SPI Flash Configuration Schematic Diagram

| | | |
|-------|------------------------------|-----------|
| Title | | |
| Size | Number | Revision |
| A4 | | |
| Date: | 2-15-2022 | Sheet of |
| File: | C:\Users\...\FPGA_CFG.SchDoc | Drawn By: |



A

A

B



B

C





C

D

D



| Title | | |
|-------|---------------------------|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2-15-2022 | Sheet of |
| File: | C:\Users\...\DDR3L.SchDoc | Drawn By: |





$$V_{OUT} = 0.5V \cdot \frac{R_{TOP} + R_{BOT}}{R_{BOT}}$$

$$1.35 = 0.5 \cdot \frac{170 + 100}{100}$$

$$R_{TOP} = 170k$$

$$R_{BOT} = 100k$$



| Title | | |
|-------|--------------------------|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2-15-2022 | Sheet of |
| File: | C:\Users\... \PWR.SchDoc | Drawn By: |