

License: GNU General Public License, version 2
Copyright © 2014 Jared Boone
ShareBrained Technology, Inc.
Sheet: /usb1_power/
File: usb1_power.sch

Title: Daisho Project USB Front-End

Size: A3	Date: 25 Sep 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product	



Size: A3	Date: 25 Sep 2014
----------	-------------------

Size: A3	Date: 23 Sep 2014
KiCad E.D.A. eeschema (2014-03-01)	

Rev: 0


Id: 3/7

If DC power isn't attached to front end, only this regulator and the USB switches will not function.




Size: A3	Date: 25 Sep 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product	

KiCad E.D.A. eeschema (2014-03-01)



PIPE Interfaces:


- * Match lengths to <250mil.
- * Length <2" if no termination.
- * 50 Ohms +/- 10%.
- * PHY_STATUS, RX_STATUS[2..0] timed to PCLK.




ULPI interface:

- * 50 Ohms +/- 10%.



18pF CL is OK, according to datasheet max/min specs.




RESETN, OUT_ENABLE pull-downs:
Hold PHY in reset, outputs hi-Z until
supplies and clocks are stable, and
FPGA configures strapping.



PHY_RESETN: Internal pull-up
RATE: Internal pull-up



DP/DM: 90 Ohms +/- 15%, length within 150mil.
SSRX/SSRXM: 90 Ohms +/- 15%, length within 2.5mil.
SSTXP/SSTXM: 90 Ohms +/- 15%, length within 2.5mil.
SS P/M pairs may be swapped.
Position TX caps close to connector.



USB OTG Power Switch
1A nominal, 1.18 - 1.88A limit
No output discharge
EN requires >2V to enable

License: GNU General Public License, version 2
Copyright © 2014 Jared Boone
ShareBrained Technology, Inc.
Sheet: /usb0_interfaces/
File: usb0_interfaces.sch







Title: Daisho Project USB Front-End

Size: A3 Date: 25 Sep 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730) -product

Rev: 0
Id: 5/7

DUSB0_TX_CLK
 DUSB0_TX_DATA[15..0]
 DUSB0_TX_DATA[1..0]
 QUSB0_PCLK
 QUSB0_RX_DATA[15..0]
 QUSB0_RX_DATA[1..0]
 QUSB0_RX_VALID
 DUSB0_PHY_RESETN
 DUSB0_TX_DETRX_LPBK
 DUSB0_TX_ELECIDLE
 QUSB0_RX_ELECIDLE
 QUSB0_RX_STATUS[2..0]
 DUSB0_POWER_DOWN[1..0]
 QUSB0_PHY_STATUS
 QUSB0_PWRPRESENT
 DUSB0_TX_ONESZEROS
 DUSB0_TX_DEEMPH[1..0]
 DUSB0_TX_MARGIN[2..0]
 DUSB0_TX_SWING
 DUSB0_RX_POLARITY
 DUSB0_RX_TERMINATION
 DUSB0_ELAS_BUF_MODE
 QUSB0_ULPI_CLK
 QUSB0_ULPI_DATA[7..0]
 QUSB0_ULPI_DIR
 DUSB0_ULPI_STP
 QUSB0_ULPI_NXT
 DUSB0_XI
 DUSB0_RESETN
 DUSB0_OUT_ENABLE
 DUSB0_ID
 DUSB0_POWER_EN
 QUSB0_POWER_FLT#

DUSB1_TX_CLK
 DUSB1_TX_DATA[15..0]
 DUSB1_TX_DATA[1..0]
 QUSB1_PCLK
 QUSB1_RX_DATA[15..0]
 QUSB1_RX_DATA[1..0]
 QUSB1_RX_VALID
 DUSB1_PHY_RESETN
 DUSB1_TX_DETRX_LPBK
 DUSB1_TX_ELECIDLE
 QUSB1_RX_ELECIDLE
 QUSB1_RX_STATUS[2..0]
 DUSB1_POWER_DOWN[1..0]
 QUSB1_PHY_STATUS
 QUSB1_PWRPRESENT
 DUSB1_TX_ONESZEROS
 DUSB1_TX_DEEMPH[1..0]
 DUSB1_TX_MARGIN[2..0]
 DUSB1_TX_SWING
 DUSB1_RX_POLARITY
 DUSB1_RX_TERMINATION
 DUSB1_ELAS_BUF_MODE
 QUSB1_ULPI_CLK
 QUSB1_ULPI_DATA[7..0]
 QUSB1_ULPI_DIR
 DUSB1_ULPI_STP
 QUSB1_ULPI_NXT
 DUSB1_XI
 DUSB1_RESETN
 DUSB1_OUT_ENABLE
 DUSB1_ID
 DUSB1_POWER_EN
 QUSB1_POWER_FLT#



License: GNU General Public License, version 2
 Copyright © 2014 Jared Boone
 ShareBrained Technology, Inc.
 Sheet: /main_board_if/
 File: main_board_if.sch

Title: Daisio Project USB Front-End

Size: A3
 Date: 25 Sep 2014
 KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product

Rev: 0
 Id: 6/7

