




FE_A[41..0] ♦ FE_B[51..0] ♦ FE_C[51..0] ♦ FE_CLK_P[1..0]D FE_CLK_N[1..0]D







J2C SAMTEC_QTH-090-D						
	FE_C0	122		121	FE_C1	
	FE_C2	124		123	FE_C3	-
	FE_C4	126		125	FE_C5	•
	FE_C6	128		127	FE C7	•
	FE C8	130		129	FE C9	•
FE_VCCIO_C d-		132		131		—DFE VCCIO C
re_vccio_cd	FE_C10	134		133	FE_C11	
	FE_C12	136		135	FE_C13	
	FE_C14	138		137	FE_C15	-
	FE_C16	140		139	FE_C17	
	FE_C18	142		141	FE_C19	
		144		143		
	FE_C20	146		145	FE_C21	_
	FE_C22	148		147	FE_C23	_
	FE_C24	150		149	FE_C25	
	FE_C26	152		151	FE_C27	
	FE_C28	154		153	FE_C29	_
		156		155		
	FE_C30	158		157	FE_C31	
	FE_C32	160		159	FE_C33	
	FE_C34	162		161	FE_C35	
	FE_C36	164		163	FE_C37	_
	FE_C38	166		165	FE_C39	-
		168		167		
	FE_C40	170		169	FE_C41	
	FE_C42	172		171	FE_C43	_
	FE_C44	174		173	FE_C45	-
	FE_C46	176		175	FE_C47	
	FE_C48	178		177	FE_C49	
	FE_C50	180	8 8 8 8 8 8 8 8	179	FE_C51	-
		Į.	0000	J		
			2222			

Ground unused pins at front—end side, assuming FPGA will be configured not to drive those pins? Ground unused pins at FPGA to ensure low impedance to ground?

> License: GNU General Public License, version 2 Copyright © 2013 Jared Boone ShareBrained Technology, Inc.

Sheet: /front_end/ File: front_end.sch

Title: Daisho Project Main Board

Size: A3 Date: 10 Oct 2014

KICad E.D.A. eeschema (2014-03-01 BZR 4730)-product Rev: 0

License: GNU General Public License, version 2
Copyright © 2013 Jared Boone
ShareBrained Technology, Inc.
Sheet: /figa_front_end_misc/
File: fpga_front_end_misc.sch
Title: Daisho Project Main Board
Size: A3 | Date: 10 Oct 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product | Id: 13/15

