

License: GNU General Public License, version 2  
Copyright © 2014 Jared Boone  
**ShareBrained Technology, Inc.**

---




Sheet: /  
File: usb.sch

---

**Title: Daisho Project USB Front-End**

---

Size: A3	Date: 07 Oct 2014	Rev: 0
KiCad E.D.A. eschema (2014-03-01 B2R 4730)-product		Id: 1/7








License: GNU General Public License, version 2  
Copyright © 2014 Jared Boone  
**ShareBrained Technology, Inc.**  
Sheet: /usb0\_power/  
File: usb0\_power.sch

Title: Daisho Project USB Front-End

Size: A3	Date: 07 Oct 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product	

Rev: 0  
Id: 2/7



License: GNU General Public License, version 2  
Copyright © 2014 Jared Boone  
**ShareBrained Technology, Inc.**  
Sheet: /usb1\_power/  
File: usb1\_power.sch

<b>Title:</b> Daisho Project USB Front-End
--

Size: A3	Date: 07 Oct 2014
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product	


Rev: 0  
Id: 3/7

If DC power isn't attached to front end, only this regulator and the USB switches will not function.




Size: A3	Date: 07 Oct 2014	Rev: 0
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product		Id: 4/7

Size: A3	Date: 07 Oct 2014	Rev: 0
KiCad E.D.A. eeschema (2014-03-01 BZR 4730)-product		Id: 4/7



#### PIPE Interfaces:


- \* Match lengths to <250mil.
- \* Length <2" if no termination.
- \* 50 Ohms +/- 10%.
- \* PHY\_STATUS, RX\_STATUS[2..0] timed to PCLK.




#### ULPI interface:

- \* 50 Ohms +/- 10%.



18pF CL is OK, according to datasheet max/min specs.




RESETN, OUT\_ENABLE pull-downs:  
Hold PHY in reset, outputs hi-Z until  
supplies and clocks are stable, and  
FPGA configures strapping.



PHY\_RESETN: Internal pull-up  
RATE: Internal pull-up



DP/DM: 90 Ohms +/- 15%, length within 150mil.  
SSRX/SSRXM: 90 Ohms +/- 15%, length within 2.5mil.  
SSTX/SSTXM: 90 Ohms +/- 15%, length within 2.5mil.  
SS P/M pairs may be swapped.  
Position TX caps close to connector.



USB OTG Power Switch  
1A nominal, 1.18 - 1.88A limit  
No output discharge  
EN requires >2V to enable

License: GNU General Public License, version 2  
Copyright © 2014 Jared Boone  
ShareBrained Technology, Inc.  
Sheet: /usb0\_interfaces/  
File: usb0\_interfaces.sch

Title: Daisho Project USB Front-End

Size: A3 Date: 07 Oct 2014  
KiCad E.D.A. eeschema (2014-03-01 BZR 4730) -product

Rev: 0  
Id: 5/7

Rev: 0
Id: 6/7

