Zynq-7000 All Programmable SoC Family Product Tables and Product Selection Guide







Zynq®-7000 All Programmable SoC Family

		Cost-Optimized Devices						Mid-Range Devices					
		Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
		Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100	
		!	Single-Core		Dual-Core ARM			Dual-Core ARM					
	Processor Core			rtex™-A9 N		Cortex-A9 MPCore			Cortex-A9 MPCore				
			Ul	p to 766MF		Up to 866MHz			Up to 1GHz ⁽¹⁾				
PS)	Pro	cessor Extensions	NEON™ SIMD Engine and Single/Double Precision Floating Point Unit per processor										
Processing System (PS)	L1 Cache		32KB Instruction, 32KB Data per processor										
ter	L2 Cache		512KB										
S		On-Chip Memory						256KB					
ng		1emory Support ⁽²⁾	DDR3, DDR3L, DDR2, LPDDR2										
SS	External Static N	1emory Support ⁽²⁾	2x Quad-SPI, NAND, NOR										
300		DMA Channels	8 (4 dedicated to PL)										
鱼		Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO										
	Peripherals	w/ built-in DMA ⁽²⁾											
RSA Authentication of First Stage Boot Loader,													
	AES and SHA 256b Decryption and Authentication for Secure Boot												
	Pro	cessing System to	2x AXI 32b Master, 2x AXI 32b Slave										
	Programmable Logic Interface Ports			4x AXI 64b/32b Memory									
	(Primary Interfaces 8	AXI 640 ACP											
	<u> </u>		Autic 7	Ati 7	Ati 7		16 Interrupt		Winter 7	Winter 7	Vieter 7		
	/ Se	ries PL Equivalent		Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7	
	Laal	Logic Cells		55K	65K	28K	74K	85K	125K	275K	350K	444K	
PL)	LOOK	-Up Tables (LUTs)	14,400 28,800	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400 554,800	
Sic (Flip-Flops Total Block RAM	1.8Mb	68,800 2.5Mb	81,200 3.8Mb	35,200 2.1Mb	92,400 3.3Mb	106,400 4.9Mb	157,200 9.3Mb	343,800 17.6Mb	437,200 19.2Mb	26.5Mb	
Log		(# 36Kb Blocks)	(50)	(72)	(107)	(60)	(95)	(140)	(265)	(500)	(545)	(755)	
<u>9</u>		DSP Slices	66	120	170	80	160	220	400	900	900	2,020	
Programmable Logic (PL)		PCI Express®		Gen2 x4	_	_	Gen2 x4	_	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8	
E E	Analog Mixed Sign		_	GCIIZ X-I	, i			s with up to	17 Differentia		GC112 XO	GCH2 XO	
gre	, marog mixea orgin	Security ⁽³⁾		А	FS & SHA 25			•		grammable Log	ric Config		
Pro		Commercial				-1			-1			-1	
	Speed Grades	Extended		-2		-2,-3				-2			
Indust							-1, -2, -1L			-1, -2, -2L			

Notes:



^{1. 1} GHz processor frequency is available only for -3 speed grades in Z-7030, Z-7035, and Z-7045 devices. See DS190, Zynq-7000 All Programmable SoC Overview for details.

^{2.} Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to UG585, Zynq-7000 All Programmable SoC Technical Reference Manual for more details.

^{3.} Security block is shared by the Processing System and the Programmable Logic.

Zynq®-7000 All Programmable SoC Family HR I/O, HP I/O, PS I/O, and Transceivers (GTP or GTX)

		Cost-Optimized Devices						Mid-Range Devices				
	Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
Package	Dimensions				, HP I/O	HR I/O, HP I/O						
Footprint ⁽¹⁾	(mm)			PS I/O ⁽²⁾ , GTP	Transceivers				PS I/O ⁽²⁾ , GTX	Transceivers		
CLG225	13x13	54, 0 84 ⁽³⁾ , 0			54, 0 84 ⁽³⁾ , 0							
CLG400	17x17	100, 0		125, 0	100, 0		125, 0					
CLG400	1/X1/	128, 0		128, 0	128, 0		128, 0					
CLG484	19x19			200, 0			200, 0					
CLG464	19X19			128, 0			128, 0					
CLG485 ⁽⁴⁾	19x19		150, 0			150, 0						
CLU465	19X19		128, 4			128, 4						
SBG485 ⁽⁴⁾	19x19							50, 100				
300403		IJXIJ							128, 4			
FBG484	23x23							100, 63				
1 00404	23,23							128, 4				
FBG676 ⁽¹⁾	27x27							100, 150	100, 150	100, 150		
10070	21,721							128, 4	128, 8	128, 8		
FFG676 ⁽¹⁾	27x27							100, 150	100, 150	100, 150		
110070	2/ /2/							128, 4	128, 8	128, 8		
FFG900	31x31								212, 150	212, 150	212, 150	
11 3300	21721								128, 16	128, 16	128, 16	
FFG1156	35x35										250, 150	
11 31130	33,33										128, 16	

Notes:

^{1.} Devices in the same package are footprint compatible. FBG676 and FFG676 are also footprint compatible.

^{2.} PS I/O count does not include dedicated DDR calibration pins.

^{3.} PS DDR and PS MIO pin count is limited by package size. See DS190, Zyng-7000 All Programmable SoC Overview for details.

CLG485 and SBG485 are pin-to-pin compatible. See product data sheets and user guides for more details.
 See <u>DS190</u>, Zynq-7000 All Programmable SoC Overview for package details.

Zynq®-7000 Device Footprint Compatibility

13mm-35mm

HR I/O, PS I/O, and GTP Transceivers

	PCB Footprint Dimensions (mm)	13x13	17x17	19x19	19x19	23x23	27x27	27x27	31x31	35x35
	Unique Footprint	CLG225	CLG400	CLG484	CLG485	FBG484	FBG676	FFG676	FFG900	FFG1156
	Z-7007S	54, 84, 0	100, 128, 0							
	Z-7012S				150, 128, 4					
	Z-7014S		125, 128, 0	200, 128, 0						
	Z-7010	54, 84, 0	100, 128, 0							
	Z-7015				150, 128, 4					
	Z-7020		125, 128, 0	200, 128, 0						
HR I/O, HP I/O, PS I/O, GTX Transceivers										
	Z-7030				50, 100, 128, 4	100, 63, 128, 4	100, 150, 128, 4	100, 150, 128, 4		

The footprint compatibility range is indicated by shading per column.



100, 150, 128, 8

100, 150, 128, 8 | 100, 150, 128, 8 | 212, 150, 128, 16

100, 150, 128, 8 212, 150, 128, 16

212, 150, 128, 16 250, 150, 128, 16

Z-7035

Z-7045

Z-7100

Zynq®-7000 Family Speed Grades

Device Name⁽¹⁾

	Speed Grade	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
С	-1	•	•	•	•	•	•	•	•	•	•
Е	-2	•	•	•	•	•	•	•	•	•	•
_ <u>_</u>	-3	-	-	-	•	•	•	•	•	•	_
	-1	•	•	•	•	•	•	•	•	•	•
	-2	•	•	•	•	•	•	•	•	•	•
'	-1L	_	_	_	•	•	•	_	_	_	-
	-2L	_	_	_	_	_	_	•	•	•	•


Notes

1. For full part number details, see the Ordering Information section in <u>DS190</u>, *Zynq*®-7000 All Programmable SoC Overview.

- Available
- Not offered

C = Commercial (Tj =
$$0^{\circ}$$
C to +85°C)
E = Extended (Tj = 0° C to +100°C)
I = Industrial (Tj = -40° C to +100°C)


Zynq®-7000 Family Device Migration Table



Memory




The Zynq®-7000 family has block RAM (dual-port, programmable, built-in optional error correction).



Transceiver Count and Bandwidth




The serial transceivers in the Zyng-7000 family include the proven on-chip circuits required to provide optimal signal integrity in real-world environments, at data rates up to 6.25Gb/s (GTP) and 12.5Gb/s (GTX).



I/O Count



The I/Os are classified as PS I/O, high-range (HR) I/O, and high-performance (HP) I/O. The PS I/Os are composed of multi-use I/O (MIO), which support 1.8V to 3.3V standards. The HR I/Os are reduced-feature I/Os, providing voltage support from 1.2V to 3.3V. The HP I/Os are optimized for highest performance operation, from 1.2V to 1.8V.



Notes:

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

^{1.} The PS I/O count is composed of 54 I/Os (excluding DDR interface), which are used to communicate to external components, referred to as multiplexed I/O (MIO).

Zyng®-7000 Family Device Ordering Information



Xilinx

Commercial

Series

Zynq

Value Index

Single Core

Indicator (Z-7007S

Z-7012S Z-7014S

only)

-L1: Low Power -2: Mid -L2: Low Power

-1: Slowest

-3: Fastest

Speed Grade

Footprint

FF

G(CLG) = RoHS 6/6

G (SBG, FBG, FFG) =

RoHS Compliant

###

CL: Wire-bond Molded V: RoHS 6/6

(.8mm)

SB: Flip-chip Lidless

(.8mm)

FB: Flip-chip Lidless (1mm)

FF: Flip-chip Lidded (1mm)

Package Pin Count Temperature Grade

(C, E, I)

C = Commercial (Tj = 0°C to +85°C)E = Extended (Ti = 0°C to +100°C)

I = Industrial (Ti = -40°C to +100°C)

Refer to DS190, Zynq-7000 All Programmable SoC Overview for additional information.

References

```
DS190, Zyng®-7000 All Programmable SoC Overview
DS187, Zynq-7000 AP SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics
DS191, Zynq-7000 AP SoC (Z-7030, Z-7035, Z-7045, and Z-7100):DC and AC Switching Characteristics
DS176, Zyng-7000 AP SoC and 7 Series Devices Memory Interface Solutions (v4.0)
UG585, Zyng-7000 All Programmable SoC Technical Reference Manual
UG865, Zyng-7000 All Programmable SoC Packaging and Pinout Product Specification
UG471, 7 Series FPGAs SelectIO™ Resources User Guide
UG472, 7 Series FPGAs Clocking Resources User Guide
UG473, 7 Series FPGAs Memory Resources User Guide
UG474, 7 Series FPGAs Configurable Logic Block User Guide
UG479, 7 Series FPGAs DSP48E1 Slice User Guide
UG480, 7 Series FPGAs and Zyng-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS ADC User Guide
UG482, 7 Series FPGAs GTP Transceivers User Guide
UG821, Zyng-7000 All Programmable SoC Software Developers Guide
UG933, Zyng-7000 All Programmable SoC PCB Design Guide
```

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

For a complete list of available documentation, go to: http://www.xilinx.com/products/silicon-devices/soc/zyng-7000.html#documentation

XMP097 (v1.3.1)