GigaDevice Semiconductor Inc.

GD32F350xx ARM® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

List	of Figures	3
List	of Tables	4
1	General description	5
2	Device overview	6
2.1	Device information	6
2.2	Block diagram	7
2.3	Pinouts and pin assignment	8
2.4	Memory map	10
2.5	Clock tree	10
2.6	Pin definitions	13
3	Functional description	22
3.1	ARM® Cortex®-M4 core	22
3.2	On-chip memory	22
3.3	Clock, reset and supply management	23
3.4	Boot modes	23
3.5	Power saving modes	24
3.6	Analog to digital converter (ADC)	24
3.7	Digital to analog converter (DAC)	25
3.8	DMA	25
3.9	General-purpose inputs/outputs (GPIOs)	25
3.1	0 Timers and PWM generation	26
3.1	1 Real time clock (RTC)	27
3.1	2 Inter-integrated circuit (I2C)	27
3.1	3 Serial peripheral interface (SPI)	28
3.1	4 Universal synchronous asynchronous receiver transmitter (USART)	28
3.1	5 Inter-IC sound (I2S)	28
3.1	6 HDMI CEC	29
3.1	7 Universal serial bus on-the-go full-speed (USB OTG FS)	29
3.1	8 Touch sensing interface (TSI)	29
3.1	9 Comparators (CMP)	30
3.2	0 Debug mode	30
3.2	1 Package and operation temperature	30
4	Electrical characteristics	31
4.1	Absolute maximum ratings	31
4.2	Recommended DC characteristics	31
4.3	Power consumption	32
4.4	EMC characteristics	33
4.5	Power supply supervisor characteristics	33





	4.6	Electrical sensitivity	34
	4.7	External clock characteristics	35
	4.8	Internal clock characteristics	35
	4.9	PLL characteristics	36
	4.10	Memory characteristics	37
	4.11	GPIO characteristics	38
	4.12	ADC characteristics	39
	4.13	DAC characteristics	41
	4.14	Comparators characteristics	42
	4.15	I2C characteristics	43
	4.16	SPI characteristics	43
	4.17	USART characteristics	43
5	Р	ackage information	44
	5.1	QFN package outline dimensions	44
	5.2	LQFP package outline dimensions	46
6	0	rdering Information	48
7	R	evision History	49



List of Figures

Figure 1. GD32F350xx block diagram	-
Figure 2. GD32F350Rx LQFP64 pinouts	
Figure 3. GD32F350Cx LQFP48 pinouts	
Figure 4. GD32F350Kx QFN32 pinouts	
Figure 5. GD32F350Gx QFN28 pinouts	
Figure 6. GD32F350xx memory map	10
Figure 7. GD32F350xx clock tree	12
Figure 8. QFN package outline	44
Figure 9. LQFP package outline	46



List of Tables

Table 1. GD32F350xx devices features and peripheral list	6
Table 2. GD32F350xx pin definitions	13
Table 3. Port A alternate functions summary	18
Table 4. Port B alternate functions summary	19
Table 5. Port C alternate functions summary	20
Table 6. Port D alternate functions summary	20
Table 7. Port F alternate functions summary	21
Table 8. Absolute maximum ratings	31
Table 9. DC operating conditions	31
Table 10. Power consumption characteristics	32
Table 11. EMS characteristics	33
Table 12. EMI characteristics	33
Table 13 Power supply supervisor characteristics	33
Table 14. ESD characteristics	34
Table 15. Static latch-up characteristics	34
Table 16. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	35
Table 17. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	35
Table 18. High speed internal clock (IRC8M) characteristics	35
Table 19. High speed internal clock (IRC48M) characteristics	36
Table 20. Low speed internal clock (IRC32K) characteristics	36
Table 21. PLL characteristics	36
Table 22. Flash memory characteristics	37
Table 23. I/O port characteristics	38
Table 24. ADC characteristics	39
Table 25. ADC RAIN max for fADC=40MHz	39
Table 26. ADC dynamic accuracy at fADC = 28 MHz	40
Table 27. ADC dynamic accuracy at f _{ADC} = 30 MHz	40
Table 28. ADC dynamic accuracy at fADC = 36 MHz	
Table 29. ADC static accuracy at f _{ADC} = 14 MHz	
Table 30. DAC characteristics	41
Table 31. CMP characteristics	42
Table 32. I2C characteristics	
Table 33. SPI characteristics	43
Table 34. USART characteristics	43
Table 35. QFN package dimensions	45
Table 36. LQFP package dimensions	47
Table 37. Part ordering code for GD32F350xx devices	
Table 38. Revision history	49



1 General description

The GD32F350xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F350xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 108 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and up to 16 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, one 12-bit DAC and two comparators, up to five general-purpose 16-bit timers, a general-purpose 32-bit timer, a basic timer, a PWM advanced-control timer, as well as standard and advanced communication interfaces: up to two SPIs, two I²Cs, two USARTs, a I²S, a HDMI-CEC, a TSI and an USB 2.0 OTG.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F350xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2 Device overview

2.1 Device information


Table 1. GD32F350xx devices features and peripheral list

	Part Number		levice	<u> </u>	u	ро	•	GD32F	-350x	X					
	Part Number	G4	G6	G8	K4	K6	K8	C4	C6	C8	СВ	R4	R6	R8	RB
	Code Area (KB)	16	32	64	16	32	64	16	32	64	64	16	32	64	64
Flash	Data Area (KB)	0	0	0	0	0	0	0	0	0	64	0	0	0	64
	Total (KB)	16	32	64	16	32	64	16	32	64	128	16	32	64	128
	SRAM (KB)		6	8	4	6	8	4	6	8	16	4	8	16	16
	32-bit GP	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	16-bit GP	5	5	5	5	5	5	5	5	5	5	5	5	5	5
s	16-bit Adv.	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Timers	16-bit Basic	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	2	2	1	2	2	2
ivity	I2C	1	1	2	1	1	2	1	1	2	2	1	1	2	2
Connectivity	SPI/I2S	1/1	1/1	2/1	1/1	1/1	2/1	1/1	1/1	2/1	2/1	1	1	2/1	2/1
Con	USB 2.0 OTG	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	HDMI CEC	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO	24	24	24	27	27	27	39	39	39	39	55	55	55	55
С	apacitive Touch Channels	14	14	14	14	14	14	17	17	17	17	18	18	18	18
An	alog Comparator	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	EXTI		16	16	16	16	16	16	16	16	16	16	16	16	16
4.5	Units	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (Ext.)	10	10	10	10	10	10	10	10	10	10	16	16	16	16
	Channels (Int.)	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	DAC	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Package	(QFN28	3	(QFN32	2		LQF	P48		LQFP64			



2.2 Block diagram

Figure 1. GD32F350xx block diagram





2.3 Pinouts and pin assignment

Figure 2. GD32F350Rx LQFP64 pinouts




Figure 3. GD32F350Cx LQFP48 pinouts






Figure 4. GD32F350Kx QFN32 pinouts





Figure 5. GD32F350Gx QFN28 pinouts





2.4 Memory map

Figure 6. GD32F350xx memory map

Pre-defined			
Regions	Bus	ADDRESS	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5004 0000 - 0x5FFF FFFF	Reserved
	АПБІ	0x5000 0000 - 0x5003 FFFF	USBFS
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	TSI
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
	AHB1	0x4002 2400 - 0x4002 2FFF	Reserved
	AHBI	0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
Darinharala		0x4002 1000 - 0x4002 13FF	RCU
Peripherals		0x4002 0400 - 0x4002 0FFF	Reserved
		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 8000 - 0x4001 FFFF	Reserved
		0x4001 5C00 - 0x4001 7FFF	Reserved
		0x4001 4C00 - 0x4001 5BFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
	APB2	0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI






Pre-defined			
Regions	Bus	ADDRESS	Peripherals
		0x4001 0000 - 0x4001 03FF	SYSCFG + CMP
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	СТС
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	CEC
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6400 - 0x4000 6FFF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
	APB1	0x4000 4800 - 0x4000 53FF	Reserved
	AFDI	0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	Reserved
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM		0x2000 5000 - 0x3FFF FFFF	Reserved
Sitzivi		0x2000 0000 - 0x2000 4FFF	SRAM
		0x1FFF FC00 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF FBFF	Option bytes
		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0810 0000 - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x080F FFFF	Main Flash memory
		0x0010 0000 - 0x07FF FFFF	Reserved
		0x0000 0000 - 0x000F FFFF	Aliased to Flash or system memory



2.5 Clock tree

Figure 7. GD32F350xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC48M: Internal 48M RC oscillators IRC32K: Internal 32K RC oscillator



2.6 Pin definitions

Table 2. GD32F350xx pin definitions

Pins			2.13				
Pin Name	LQFP64	LQFP48	QFN32	QFN28	Pin Type ⁽¹⁾	I/O(2) Level	Functions description
V_{BAT}	1	1	-	-	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	2	1	-	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14- OSC32IN	3	3	-	-	I/O		Default: PC14 Additional: OSC32IN
PC15- OSC32OUT	4	4	-	-	I/O		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	5	2	2	I/O	5VT	Default: PF0 Alternate: CTC_SYNC Additional: OSCIN
PF1- OSCOUT	6	6	3	3	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	7	7	4	4	I/O		Default: NRST
PC0	8	1	1	-	I/O		Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10
PC1	0	1	-	1	I/O		Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11
PC2	10	-	'	-	I/O		Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12
PC3	11	1	1	1	I/O		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13
Vssa	12	8	0	0	Р		Default: V _{SSA}
V _{DDA}	13	9	5	5	Р		Default: V _{DDA}
PA0-WKUP	14	10	6	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0
PA1	15	11	7	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA, EVENTOUT Additional: ADC_IN1, CMP0_IP




GigaDevic		Pin	e				GD32F330XX
Pin Name	LQFP64	LQFP48	QFN32	QFN28	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
PA2	16	12	8	8	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 , CMP1_OUT,TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6
PA3	17	13	9	9	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP
PF4	18	-	-	-	I/O	5VT	Default: PF4 Alternate: EVENTOUT
PF5	19	-	-	-	I/O	5VT	Default: PF5 Alternate: EVENTOUT
PA4	20	14	10	10	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT
PA5	21	15	11	11	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5
PA6	22	16	12	12	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6
PA7	23	17	13	13	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7
PC4	24	-	-	-	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
PC5	25	-	-	-	I/O		Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15, WKUP4
РВ0	26	18	14	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX, EVENTOUT Additional: ADC_IN8
PB1	27	19	15	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK Additional: ADC_IN9



		Pin	s				
Pin Name	LQFP64	LQFP48	QFN32	QFN28	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
PB2	28	20	16	-	I/O	5VT	Default: PB2 Alternate: TSI_G2_IO3
PB10	29	21	-	-	I/O	5VT	Default: PB10 Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁴⁾ , CEC, TIMER1_CH2, TSITG, SPI1_IO2
PB11	30	22	-	-	I/O	5VT	Default: PB11 Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁴⁾ , TIMER1_CH3, TSI_G5_IO0, EVENTOUT, SPI1_IO3
Vss	31	23	-	-	Р		Default: Vss
V_{DD}	32	24	17	16	Р		Default: V _{DD}
PB12	33	25	-	-	I/O	5VT	Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁴⁾ , TIMER0_BKIN, TSI_G5_IO1, I2C1_SMBA, EVENTOUT
PB13	34	26	-		I/O	5VT	Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁴⁾ , TIMER0_CH0_ON, TSI_G5_IO2
PB14	35	27	-	-	I/O	5VT	Default: PB14 Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁴⁾ , TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3
PB15	36	28	-	-	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁴⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN, WKUP6
PC6	37	-	-	-	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0, I2S0_MCK
PC7	38	-	-	-	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1
PC8	39	-	-	-	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2
PC9	40	-	-	1	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3
PA8	41	29	18	-	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT,USBFS_SOF,CTC_SYNC
PA9	42	30	19	17	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, TSI_G3_IO0, I2C0_SCL,USBFS_VBUS
PA10	43	31	20	18	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, TSI_G3_IO1, I2C0_SDA, USBFS_ID
PA11	44	32	21	19	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT, SPI1_IO2



		Pin	s			_	
Pin Name	LQFP64	LQFP48	QFN32	QFN28	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
							Additional: USBFS_DM
PA12	45	33	22	20	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT, SPI1_IO3 Additional: USBFS_DP
PA13	46	34	23	21	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO
PF6	47	35	-	-	I/O	5VT	Default: PF6 Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁴⁾
PF7	48	36	-	-	I/O	5VT	Default: PF7 Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁴⁾
PA14	49	37	24	22	I/O	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI
PA15	50	38	25	23	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS, EVENTOUT
PC10	51	-	-	-	I/O	5VT	Default: PC10
PC11	52	-	-	-	I/O	5VT	Default: PC11
PC12	53	-	-	-	I/O	5VT	Default: PC12
PD2	54	-	-	-	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI
PB3	55	39	26	24	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT
PB4	56	40	27	25	I/O	5VT	Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT
PB5	57	41	28	26	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BKIN, TIMER2_CH1 Additional:WKUP5
PB6	58	42	29	27	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2
PB7	59	43	30	28	I/O	5VT	Default: PB7 Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON,TSI_G4_IO3
воото	60	44	31	1	Į		Default: BOOT0
PB8	61	45	32	-	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG
PB9	62	46	-	-	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT, I2S0_MCK
Vss	63	47	0	0	Р		Default: Vss





		Pin	s		•	_	
Pin Name	LQFP64	LQFP48	QFN32	QFN28	Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
V _{DD}	64	48	1	-	Р		Default: V _{DD}

Notes:

- 1. Type: I = input, O = output, P = power.
- 2. I/O Level: 5VT = 5 V tolerant.
- 3. This feature is available on GD32F350x4 devices only.
- 4. This feature is available on GD32F350x8 and GD32F350x6 devices only.



Table 3. Port A alternate functions summary

Pin	4.50	4-4		4=-			4=0	
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0		USART0_CTS ⁽¹⁾	TIMER1_CH0,TIMER1_	TSI CO 100	1201 801			CMPO OUT
PAU		USART1_CTS ⁽²⁾	ETI	TSI_G0_IO0	I2C1_SCL			CMP0_OUT
PA1	EVENTOUT	USART0_RTS ⁽¹⁾	TIMER1_CH1	TSI_G0_IO1	I2C1_SDA			
PAI	EVENTOUT	USART1_RTS ⁽²⁾	HIMERT_CHT	131_G0_IO1	IZCT_SDA			
PA2	TIMER14_CH0	USART0_TX ⁽¹⁾	TIMER1_CH2	TSI_G0_IO2				CMP1_OUT
FAZ	TIMER 14_CHU	USART1_TX ⁽²⁾	HWERT_CH2	131_00_102				CIMP1_OUT
PA3	TIMER14_CH1	USART0_RX ⁽¹⁾	TIMER1_CH3	TSI_G0_IO3				
1 73	TIIVILITI4_OTTI	USART1_RX ⁽²⁾	HIWLK1_CHS	131_00_103				
PA4	SPI0_NSS/	USART0_CK ⁽¹⁾		TSI_G1_IO0	TIMER13_CH0		SPI1_NSS	
1 //4	12S0_WS	USART1_CK ⁽²⁾		101_01_100	THMERTIS_ONG		0111_1100	
	SPI0_SCK/		TIMER1_CH0,					
PA5	5 CEC CEC		TIMER1_	TSI_G1_IO1				
	1200_011		ETI					
PA6	SPI0_MISO/	TIMER2_CH0	TIMERO_BKIN	TSI_G1_IO2		TIMER15_CH0	EVENTOUT	CMP0_OUT
	I2S0_MCK	_	_					_
PA7	SPI0_MOSI/	TIMER2_CH1	TIMER0_CH0_ON	TSI_G1_IO3	TIMER13_CH0	TIMER16_CH0	EVENTOUT	CMP1_OUT
. ,	I2S0_SD							
PA8	CK_OUT	USART0_CK	TIMER0_CH0	EVENTOUT	USART1_TX	USBFS_SOF	CTC_SYNC	
PA9	TIMER14_BKIN	USART0_TX	TIMER0_CH1	TSI_G3_IO0	I2C0_SCL	USBFS_VBUS		
PA10	TIMER16_BKIN	USART0_RX	TIMER0_CH2	TSI_G3_IO1	I2C0_SDA	USBFS_ID		
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3	TSI_G3_IO2			SPI1_IO2	CMP0_OUT
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI	TSI_G3_IO3			SPI1_IO3	CMP1_OUT
PA13	SWDIO	IFRP_OUT					SPI1_MISO	
PA14	SWCLK	USART0_TX ⁽¹⁾					SPI1_MOSI	
1 7114	SWEEK	USART1_TX ⁽²⁾					SFII_INIOSI	
	SPI0_NSS/	USART0_RX ⁽¹⁾	TIMER1_CH0,					
PA15	12S0_WS	USARTI_RX ⁽²⁾	TIMER1_	EVENTOUT			SPI1_NSS	
	1250_773	UUAKTI_KA''	ETI					

^{1.} This feature is available on GD32F350x4 devices only.

^{2.} This feature is available on GD32F350xB, GD32F350x8 and GD32F350x6 devices only.



Table 4. Port B alternate functions summary

Pin							
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PB0	EVENTOUT	TIMER2_CH2	TIMER0_CH1_ON	TSI_G2_IO1	USART1_RX		
PB1	TIMER13_CH0	TIMER2_CH3	TIMER0_CH2_ON	TSI_G2_IO2			SPI1_SCK
PB2				TSI_G2_IO3			
PB3	SPI0_SCK / I2S0_CK	EVENTOUT	TIMER1_CH1	TSI_G4_IO0			
PB4	SPI0_MISO / I2S0_MCK	TIMER2_CH0	EVENTOUT	TSI_G4_IO1			
PB5	SPI0_MOSI / I2S0_SD	TIMER2_CH1	TIMER15_BKIN	I2C0_SMBA			
PB6	USART0_TX	I2C0_SCL	TIMER15_CH0_ON	TSI_G4_IO2			
PB7	USART0_RX	I2C0_SDA	TIMER16_CH0_ON	TSI_G4_IO3			
PB8	CEC	I2C0_SCL	TIMER15_CH0	TSITG			
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH0	EVENTOUT		I2S0_MCK	
PB10	CEC	I2C0_SCL ^{(1),} I2C1_SCL ⁽²⁾	TIMER1_CH2	TSITG			SPI1_IO2
PB11	EVENTOUT	I2C0_SDA ^{(1),} I2C1_SDA ⁽²⁾	TIMER1_CH3	TSI_G5_IO0			SPI1_IO3
PB12	SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽²⁾	EVENTOUT	TIMER0_BKIN	TSI_G5_IO1	I2C1_SMBA		
PB13	SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽²⁾		TIMER0_CH0_ON	TSI_G5_IO2			
PB14	SPI0_MISO ⁽¹⁾ SPI1_MISO ⁽²⁾	TIMER14_CH0	TIMER0_CH1_ON	TSI_G5_IO3			
PB15	SPI0_MOSI ⁽¹⁾ SPI1_MOSI ⁽²⁾	TIMER14_CH1	TIMER0_CH2_ON	TIMER14_CH0_ON			

^{1.} This feature is available on GD32F350x4 devices only.

^{2.} This feature is available on GD32F350xB, GD32F350x8 and GD32F350x6 devices only.



Table 5. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC5	TSI_G2_IO0						
PC6	TIMER2_CH0		I2S0_MCK				
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PC10							
PC11							
PC12							
PC13							
PC14							
PC15							

Table 6. Port D alternate functions summary

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6
Name							
PD0							
PD1							
PD2	TIMER2_ETI						
PD3							
PD4							
PD5							
PD6							
PD7							
PD8							
PD9							
PD10							
PD11							
PD12							
PD13							
PD14							
PD15							



Table 7. Port F alternate functions summary

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6
Name							
PF0	CTC_SYNC						
PF1							
PF2							
PF3							
PF4	EVENTOUT						
PF5	EVENTOUT						
PF6	I2C0_SCL ⁽¹⁾						
PFO	I2C1_SCL ⁽²⁾						
PF7	I2C0_SDA ⁽¹⁾						
FF/	I2C1_SDA ⁽²⁾						
PF8							
PF9							
PF10							
PF11							
PF12							
PF13							
PF14							
PF15							

^{1.} This feature is available on GD32F350x4 devices only.

^{2.} This feature is available on GD32F350xB, GD32F350x8 and GD32F350x6 devices only.



3 Functional description

3.1 ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 108 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 128 Kbytes of Flash memory
- Up to 16 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner Flash and 16 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The Figure 7. GD32F350xx memory map shows the memory map of the GD32F350xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 108 MHz. See Figure 8 for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 in device mode.



3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are Sleep mode, Deep-sleep mode, and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the Deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the Deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup Registers) are lost. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 2.6MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general-purpose level 0 timers (TMx) and the advanced-control timers (TM0 and TM7) with internal connection. The



temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is V_{REF+} .

3.8 DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I²Cs, USARTs, DAC and I²S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F350xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull open-drain or analog), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.



3.10 Timers and PWM generation

- One 16-bit advanced-control timer (TM0), one 32-bit general-purpose timer (TM1), five 16-bit general-purpose timers (TM2, TM13 ~ TM16), and one 16-bit basic timer (TM5)
- Up to 4 independent channels of PWM, output compare or input capture for each generalpurpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Independent watchdog and window watchdog)

The advanced-control timer (TM0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TMx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM) can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TM1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TM13 ~ TM16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TM5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F350xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The independent watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It



features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12 Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides two data transfer rates: 100 kHz of standard mode, 400 kHz of the fast mode and 1 MHz of the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.



3.13 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14 Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 10.5 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI1
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F350xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.



3.16 HDMI CEC

■ Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F350xx contain a HDMI-CEC controller which has an independent clock domain and can wake up the MCU from deep-sleep mode on data reception.

3.17 Universal serial bus on-the-go full-speed (USB OTG FS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator (IRC48M) support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USB OTG FS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator (IRC48M) in automatic trimming mode that allows crystal-less operation.

3.18 Touch sensing interface (TSI)

- Supports up to 18 external electrodes by the sensing channels distributed over 6 analog I/O groups
- Programmable charging frequency and I/O pins
- Capability to wake up the MCU from power saving modes

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F350xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group1 (PA0 ~ PA3), Group2 (PA4 ~ PA7), Group3 (PC5, PB0 ~ PB2), Group4 (PA9 ~ PA12), Group5 (PB3, PB4, PB6,PA7) and Group6 (PB11 ~ PB14),



3.19 Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.20 Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21 Package and operation temperature

- LQFP64 (GD32F350Rx), LQFP48 (GD32F350Cx), QFN32 (GD32F350Kx) and QFN28 (GD32F350Gx)
- Operation temperature range: -40°C to +85°C (industrial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V _{DD}	External voltage range	Vss - 0.3	Vss + 3.6	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
V _{IN}	Input voltage on 5V tolerant pin	Vss - 0.3	V _{DD} + 4.0	V
	Input voltage on other I/O	Vss - 0.3	4.0	V
$ \Delta V_{DDx} $	Variations between different VDD power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
lıo	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
Tstg	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2 Recommended DC characteristics

Table 9. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	٧
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V



4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 10. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} =V _{DDA} =3.3V, HSE=8MHz, System clock=108 MHz, All peripherals enabled	_	25.12	_	mA
	Supply current	V _{DD} =V _{DDA} =3.3V, HSE=8MHz, System clock =108 MHz, All peripherals disabled	_	19.04	_	mA
	(Run mode)	V _{DD} =V _{DDA} =3.3V, HSE=8MHz, System clock =84 MHz, All peripherals enabled		19.86	_	mA
		V _{DD} =V _{DDA} =3.3V, HSE=8MHz, System Clock =84 MHz, All peripherals disabled		15.14	_	mA
	Supply current	V _{DD} =V _{DDA} =3.3V, HSE=8MHz, CPU clock off, System clock =108 MHz, All peripherals enabled	_	13.22	_	mA
I _{DD}	(Sleep mode)	V _{DD} =V _{DDA} =3.3V, HSE=8MHz, CPU clock off, System clock =108 MHz, All peripherals disabled	_	6.30	_	mA
	Supply current	V _{DD} =V _{DDA} =3.3V, Regulator in run mode, LSI on, RTC on, All GPIOs analog mode	_	117.06		μΑ
	(Deep-Sleep mode)	V _{DD} =V _{DDA} =3.3V, Regulator in low power under drive, LSI on, RTC on, All GPIOs analog mode	_	91.98	-	μΑ
		V _{DD} =V _{DDA} =3.3V, LSE off, LSI on, RTC on	_	7.83		μΑ
	Supply current	V _{DD} =V _{DDA} =3.3V, LSE off, LSI on, RTC off	_	7.54	_	μΑ
	(Standby mode)	V _{DD} =V _{DDA} =3.3V, LSE off, LSI off, RTC off	_	6.85	_	μΑ
		V _{DD} not available, V _{BAT} =3.6 V, LSE on with external crystal, RTC on, Higher driving	_	1.74		μΑ
		V _{DD} not available, V _{BAT} =3.3 V, LSE on with external crystal, RTC on, Higher driving	_	1.59		μΑ
la . =	Battery supply	V _{DD} not available, V _{BAT} =2.6 V, LSE on with external crystal, RTC on, Higher driving	_	1.38		μΑ
Іват	current	V _{DD} not available, V _{BAT} =3.6 V, LSE on with external crystal, RTC on, Lower driving	_	1.07		μΑ
		V _{DD} not available, V _{BAT} =3.3 V, LSE on with external crystal, RTC on, Lower driving		0.92	_	μΑ
		V _{DD} not available, V _{BAT} =2.6 V, LSE on with external crystal, RTC on, Lower driving	_	0.72	_	μΑ



4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the following table, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 11. EMS characteristics

Symbol	Parameter	Conditions	Level/Class	
V	Voltage applied to all device pins to	VDD = 3.3 V, TA = +25 °C	2D	
Vesd	induce a functional disturbance	conforms to IEC 61000-4-2	3B	
	Fast transient voltage burst applied to	VDD = 3.3 V, TA = +25 °C		
V _{FTB}	induce a functional disturbance through	conforms to IEC 61000-4-4	4A	
	100 pF on V _{DD} and V _{SS} pins	COMOMIS TO IEC 61000-4-4		

EMI (Electromagnetic Interference) emission testing result is given in the following table, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 12. EMI characteristics

Symbol	Parameter	Conditions	Tested	Cond	Unit	
			frequency band	48M	72M	
	VDD = 3.3 V,	0.1 to 2 MHz	<0	<0		
		TA = $+25$ °C, compliant with IEC	2 to 30 MHz	-3.7	-2.8	
S _{EMI} Peak lev	Peak level		30 to 130 MHz	-6.5	-8	dΒμV
		61967-2	130 MHz to 1GHz	-7	-7	

4.5 Power supply supervisor characteristics

Table 13 Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Power on reset threshold		2.30	2.40	2.48	V
V _{PDR}	Power down reset threshold	_	1.72	1.80	1.88	V
V _{HYST}	PDR hysteresis		_	0.6	_	V
T _{RSTTEMP}	Reset temporization			2		ms



4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 14. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{ESD(HBM)}	Electrostatic discharge	T _A =25 °C; JESD22-			7000	V
	voltage (human body model)	A114		_		v
V	Electrostatic discharge	T _A =25 °C;			2000	
Vesd(cdm)	voltage (charge device model)	JESD22-C101	_	_		V

Table 15. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T 05 %0, 150D70	_	_	±200	mA
LU	V _{supply} over voltage	T _A =25 °C; JESD78	_	_	±200 5.4	V



4.7 External clock characteristics

Table 16. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL}	High speed external clock (HXTAL) frequency	V _{DD} =3.3V	4	8	32	MHz
Снхтац	Recommended load capacitance on OSC_IN and OSC_OUT	_	_	20	30	pF
DHXTAL	HXTAL oscillator duty cycle	_	30	50	70	%
IDDHXTAL	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C		1.0		mA
tsuhxtal	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C	_	2	_	ms

Table 17. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL}	Low Speed External oscillator (LXTAL) frequency	V _{DD} =V _{BAT} =3.3V	1	32.768	1	KHz
CLXTAL	Recommended load capacitance on OSC32_IN and OSC32_OUT	_	_	_	15	pF
D _{LXTAL}	LXTAL oscillator duty cycle	_	30	50	70	%
IDDLXTAL	LXTAL oscillator operating	Low Drive	_	0.7	_	μΑ
	current	High Drive	_	1.3	_	
tsulxtal	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V		2		S

4.8 Internal clock characteristics

Table 18. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	V _{DD} =3.3V		8	_	MHz
ACC _{IRC8M}	IRC8M oscillator Frequency accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =-40°C ~+105°C	-4.0	_	+5.0	%
		V _{DD} =3.3V, T _A =0°C ~ +85°C	-2.0	_	+2.0	%
		V _{DD} =3.3V, T _A =25°C	-1.0	_	+1.0	%
	IRC8M oscillator Frequency accuracy, User trimming step	_		0.5	_	%
D _{IRC8M}	IRC8M oscillator duty cycle	V _{DD} =3.3V, f _{IRC8M} =8MHz	45	50	55	%
I _{DDIRC8M}	IRC8M oscillator operating	V _{DD} =3.3V, f _{IRC8M} =8MHz	_	66	80	μΑ



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	current					
tsuirc8M	IRC8M oscillator startup time	V _{DD} =3.3V, f _{IRC8M} =8MHz	_	1.8	2.5	us

Table 19. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC48M}	Oscillator (IRC48M)	V _{DD} =3.3V	_	48	_	MHz
	frequency					
	IRC48M oscillator	V _{DD} =3.3V, T _A =-40°C ~+105°C	-4.0	_	+5.0	%
	Frequency accuracy,	V _{DD} =3.3V, T _A =0°C ~ +85°C	-3.0	_	+3.0	%
ACCIRC48M	Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-2.0	_	+2.0	%
ACCIRC48M	IRC48M oscillator	_		0.12	_	
	Frequency accuracy, User		_			%
	trimming step					
D _{IRC48M}	IRC48M oscillator duty	V _{DD} =3.3V, f _{IRC48M} =16MHz	45	50	55	%
DIRC48M	cycle	VDD=3.3 V, TIRC48M= TOIVII IZ	40	50	55	%
I _{DDIRC48M}	IRC48M oscillator operating	V _{DD} =3.3V, f _{IRC48M} =16MHz		240	300	
וטטוגC48M	current	V DD-5.5 V, TIRC48M- TOIVII IZ		240	300	μΑ
tsuirc48M	IRC48M oscillator startup	\/ 2 2\/ f 16ML		2.5	4	us
LOUIKU48M	time	V _{DD} =3.3V, f _{IRC48M} =16MHz		2.5	4	uo

Table 20. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc32K	Low Speed Internal oscillator (IRC32K) frequency	V _{DD} =V _{BAT} =3.3V, T _A =-40°C ~ +85°C	20	40	45	KHz
I _{DDIRC32K}	IRC32K oscillator operating current	V _{DD} =V _{BAT} =3.3V, T _A =25°C	_	0.4	0.6	μΑ
tsuirc32K	IRC32K oscillator startup time	V _{DD} =V _{BAT} =3.3V, T _A =25°C	_	110	130	μs

4.9 PLL characteristics

Table 21. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency	_	1	_	25	MHz
f _{PLLOUT}	PLL output clock frequency	_	16	_	108	MHz
t _{LOCK}	PLL lock time	_	_	_	300	μs
I _{DD}	Current consumption on	VCO freq=108MHz	_	160	_	μΑ



	VDD					
I _{DDA}	Current consumption on VDDA	VCO freq=108MHz		300		μΑ
Jitter _{PLL}	Cycle to cycle Jitter	System clock	_	300		ps

4.10 Memory characteristics

Table 22. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles	T _A =-40°C ~ +85°C	100	_	_	kcycles
I LCYC	before failure (Endurance)	TA=-40 C ~ +05 C	100			ROYUICS
t _{RET}	Data retention time	T _A =125°C	20			years
tprog	Word programming time	T _A =-40°C ~ +85°C	200		400	us
t _{ERASE}	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
tmerase	Mass erase time	T _A =-40°C ~ +85°C	3.2	_	9.6	S



4.11 **GPIO** characteristics

Table 23. I/O port characteristics

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit	
	0, 1, 1, 10		V _{DD} =2.6V	_	_	1.03		
	Standard IO input voltage	Low level	V _{DD} =3.3V	_	_	1.31	V	
	input voitage		V _{DD} =3.6V	_	_	1.41		
V_{IL}	V _{DD} =2.6V	V _{DD} =2.6V	_	_	1.02			
	High Voltage t		V _{DD} =3.3V	_	_	1.36	V	
	Low level input	voltage	V _{DD} =3.6V	_	_	1.41		
	Standard IO High level	V _{DD} =2.6V	1.69	_	_			
		High level	V _{DD} =3.3V	1.99	_	_	V	
\/	input voltage		V _{DD} =3.6V	2.11	_	_		
V_{IH}	High Voltage t	alarant IO	V _{DD} =2.6V	1.68	_	_		
	High Voltage tolerant IO - High level input voltage		V _{DD} =3.3V	1.99	_	_	V	
	nigir level iriput	vollage	V _{DD} =3.6V	2.11	_	_		
	Low level output voltage		V _{DD} =2.6V, I _{IO} =8mA	_	_	0.21	V	
			V _{DD} =3.3V, I _{IO} =8mA	_	_	0.19		
Vol			V _{DD} =3.6V, I _{IO} =8mA	_	_	0.18		
VOL	Low level output voltage	V _{DD} =2.6V, I _{IO} =20mA	_	_	0.54			
		V _{DD} =3.3V, I _{IO} =20mA	_	_	0.47			
			V _{DD} =3.6V, I _{IO} =20mA	_	_	0.45		
			V _{DD} =2.6V, I _{IO} =8mA	2.40		_		
			V_{DD} =3.3V, I_{IO} =8mA	3.10	_	_		
Vон	High level outpo	ıt voltago	V_{DD} =3.6V, I_{IO} =8mA	3.40	_	_	V	
VOH	i ligit level outpo	at voltage	V _{DD} =2.6V, I _{IO} =20mA	1.95	_	_	V	
			V_{DD} =3.3 V , I_{IO} =20 mA	2.73	_	_		
			V_{DD} =3.6V, I_{IO} =20mA	3.07	_	_		
R _{PU}	Internal pull-	All pins	V _{IN} =V _{SS}	30	40	50	kΩ	
INPU	up resistor PA10	PA10	_	7.5	10	13.5	K77	
R_{PD}	Internal pull-	All pins	V _{IN} =V _{DD}	30	40	50	i0 kΩ	
INPU	down resistor PA10	_	7.5	10	13.5	KΩ		



4.12 ADC characteristics

Table 24. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Operating voltage	_	2.6	3.3	3.6	V	
VADCIN	ADC input voltage range	_	0	_	V_{REF+}	V	
f _{ADC}	ADC clock	_	0.1	_	40	MHz	
		12-bit	0.007	_	2.86		
fs	Sampling rate	10-bit	0.008	_	3.33	MSPS	
IS		8-bit	0.01	_	4.00	IVISPS	
		6-bit	0.012	_	5.00		
Vin	Analog input voltage	16 external; 3 internal (including the battery voltage channel)	0	_	V_{DDA}	V	
V _{REF+}	Positive Reference Voltage	_	_	V_{DDA}	_	V	
V _{REF} -	Negative Reference Voltage	_	_	0	_	V	
RAIN	External input impedance	See Equation 2	_	_	32.9	kΩ	
Radc	Input sampling switch resistance	_	_	_	0.55	kΩ	
C _{ADC}	Input sampling capacitance	No pin/pad capacitance included	_		5.5	pF	
tcal	Calibration time	f _{ADC} =40MHz	_	3.275	-	μs	
ts	Sampling time	f _{ADC} =40MHz	0.0375	_	5.99	μs	
		12-bit	_	14			
	Total conversion time	10-bit	_	12			
tconv	(including sampling time)	8-bit	_	10	_	1/ fadc	
		6-bit	_	8	_		
t _{SU}	Startup time	_	_	_	1	μs	

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \ \mathsf{max} \ \mathsf{formula} \quad \mathsf{R}_{\mathsf{AIN}} < \frac{\mathsf{T}_{\mathsf{S}}}{\mathsf{f}_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \mathsf{ln}(2^{\mathsf{N}+2})} - \ \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 25. ADC $R_{AIN\ max}$ for f_{ADC} =40MHz

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
1.5	0.0375	0.15
7.5	0.1875	2.96
13.5	0.3375	5.77
28.5	0.7125	12.8
41.5	1.0375	18.9
55.5	1.3875	25.4
71.5	1.7875	32.9
239.5	5.9875	N/A

Note: Guaranteed by design, not tested in production.



Table 26. ADC dynamic accuracy at f_{ADC} = 28 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =28MHz	10.5	10.6	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =2.6V	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency=20KHz	65.5	66	_	dB
THD	Total harmonic distortion	Temperature=25°C	-74	-76	_	

Table 27. ADC dynamic accuracy at f_{ADC} = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =30MHz	10.7	10.8	1	bits
SNDR	Signal-to-noise and distortion ratio	VDDA=VREFP=3.3V	66.2	65.8		
SNR	Signal-to-noise ratio	Input Frequency=20KHz	66.8	67.4	-	dB
THD	Total harmonic distortion	Temperature=25°C	-71	-75	_	

Table 28. ADC dynamic accuracy at f_{ADC} = 36 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36MHz	10.3	10.4		bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency=20KHz	64.2	65	_	dB
THD	Total harmonic distortion	Temperature=25°C	-70	-72		

Table 29. ADC static accuracy at $f_{ADC} = 14 \text{ MHz}$

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 4.4MU-	±2	±3	
DNL	Differential linearity error	f _{ADC} =14MHz	±0.9	±1.2	LSB
INL	Integral linearity error	VDDA=VREFP=3.3V	±1.1	±1.5	



4.13 DAC characteristics

Table 30. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Operating voltage	_	2.6	3.3	3.6	V	
RLOAD	Resistive load	Resistive load with buffer ON	5	_	_	kΩ	
Ro	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ	
C _{LOAD}	Capacitive load	Capacitive load with buffer ON	_	_	50	pF	
DAC OUT	Lawar DAC OUT valtage	Lower DAC_OUT voltage with buffer ON	0.2	_	_	V	
DAC_OUT min	Lower DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV	
DAC OUT	Lish or DAC OUT valte re	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} -	V	
DAC_OUT max		Higher DAC_OUT voltage with buffer OFF	_	_	V _{DDA} -	V	
I _{DDA}	DC current consumption in quiescent	Middle code on the input Worst code on the input		_	500	μA	
IDDA	mode with no load			_	560	μπ	
DNII	Differential non linearity	10-bit configuration	_	_	±0.5	1.00	
DNL		12-bit configuration	_	_	±2	LSB	
INL	Integral non linearity	10-bit configuration	_	_	±1	- LSB	
IINL	integral non linearity	12-bit configuration	_	_	±4	LOD	
Gain error	Gain error	_	_	±0.5	_	%	
TSETTLING	Settling time	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	0.3	0.5	μs	
Update rate Max frequency for a correct DAC_OUT change from code i to i±1LSB CLOAD≤50pF,		C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	_	4	MS/s	
TWAKEUP	Wakeup time from off state	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	1	2	μs	
PSRR	Power supply rejection ratio	No R _{Load} , C _{LOAD} =50pF	_	-90	-75	dB	



4.14 Comparators characteristics

Table 31. CMP characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Operating voltage	_	2.6	3.3	3.6	V	
VIN	Input voltage range	_	0	_	V _{DDA}	V	
V_{BG}	Scaler input voltage	_	_	1.2	_	V	
Vsc	Scaler offset voltage	_	_	±5	±10	mV	
	Draw a setion delevitor	Ultra low power mode	_	0.93	_	μS	
	Propagation delay for 200mv step with 100mV	Low power mode	_	0.47	_	μS	
	overdrive	Medium power mode	_	0.17	_	μS	
4_	Overdrive	High speed power mode	_	37	_	nS	
t⊳	Drop a gation dalay for full	Ultra low power mode	_	1.57	_	μS	
	Propagation delay for full range step with 100mV overdrive	Low power mode	_	0.80	_	μS	
		Medium power mode	_	0.21	_	μS	
		High speed power mode	_	46	_	nS	
		Ultra low power mode	_	1.53	_		
	Current consumption	Low power mode	_	2.84	_	μА	
I _{DD}		Medium power mode	_	8.11	_		
		High speed power mode	_	66.1	_		
Voffset	Offset error	_	_	±12	_	mV	
	No hysteresis	_	_	0	_		
		High speed power mode	_	10	_		
	Low hysteresis	All other power modes	_	10	_		
V_{hys}	Madium hyatanaia	High speed power mode	_	18	_	mV	
	Medium hysteresis	All other power modes	_	18	_		
	High hyptomosic	High speed power mode	_	36	_		
	High hysteresis	All other power modes	_	36	_		



4.15 I2C characteristics

Table 32. I2C characteristics

Cumbal	Doromotor	Conditions	Standard mode		Fast mode		Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
f _{SCL}	SCL clock frequency	_	0	100	0	1000	KHz
TSI _{L(H)}	SCL clock high time	_	4.0	_	0.6	_	ns
TSI _{L(L)}	SCL clock low time	_	4.7	_	1.3	_	ns

4.16 SPI characteristics

Table 33. SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	30	MHz
TSI _{K(H)}	SCK clock high time	_	16	_	_	ns
TSI _{K(L)}	SCK clock low time	_	16	_	_	ns
SPI maste	r mode					
t _{V(MO)}	Data output valid time	_	_	_	25	ns
t _{H(MO)}	Data output hold time	_	2	_	_	ns
tsu(MI)	Data input setup time	_	5	_	_	ns
t _{H(MI)}	Data input hold time	_	5	_	_	ns
SPI slave i	mode					
tsu(NSS)	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	f _{PCLK} =54MHz	37	_	_	ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0	_	55	ns
t _{DIS} (SO)	Data output disable time	_	3	_	10	ns
t _{V(SO)}	Data output valid time	_	_	_	25	ns
t _{H(SO)}	Data output hold time	_	15	_	_	ns
t _{SU(SI)}	Data input setup time	_	5	_	_	ns
t _{H(SI)}	Data input hold time	_	4	_	_	ns

4.17 USART characteristics

Table 34. USART characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	_	_	84	MHz
TSI _{K(H)}	SCK clock high time	_	5.5	_	_	ns
TSI _{K(L)}	SCK clock low time	_	5.5		_	ns



5 Package information

5.1 QFN package outline dimensions

Figure 8. QFN package outline






Table 35. QFN package dimensions

Symbol	QFN28				
Symbol	Min	Тур	Max		
Α	0.8	0.85	0.9		
A1	0	0.035	0.05		
A2	-	0.65	0.67		
A3	-	0.203	-		
D	-	4.0	-		
Е	-	4.0	-		
D1	2.7	2.8	2.9		
E1	2.7	2.8	2.9		
L	0.25	0.35	0.45		
е		0.4			
b	0.15	0.2	0.25		

Cymah al	QFN32				
Symbol	Min	Тур	Max		
А	0.8	0.85	0.9		
A1	0	0.035	0.05		
A2	-	0.65	0.67		
A3	-	0.203	-		
D	-	5.0	-		
Е	-	5.0	-		
D1	3.4	3.5	3.6		
E1	3.4	3.5	3.6		
L	0.3	0.4	0.5		
е		0.5			
b	0.2	0.25	0.3		

(Original dimensions are in millimeters)



5.2 LQFP package outline dimensions

Figure 9. LQFP package outline






Table 36. LQFP package dimensions

Combal	LQFP48				
Symbol	Min	Тур	Max		
А	-	-	1.20		
A1	0.05	-	0.15		
A2	0.95	1.00	1.05		
D	-	9.00	-		
D1	-	7.00	-		
Е	-	9.00	-		
E1	-	7.00	-		
R1	0.08	-	-		
R2	0.08	-	0.20		
θ	0°	3.5°	7°		
θ1	0°	-	-		
θ2	11°	12°	13°		
θ3	11°	12°	13°		
С	0.09	-	0.20		
L	0.45	0.60	0.75		
L1	-	1.00	-		
S	0.20	-	-		
b	0.17	0.22	0.27		
е	-	0.50	-		
D2	-	5.50	-		
E2	-	5.50	-		
aaa	0.20				
bbb	0.20				
ccc	0.08				

Symbol		LQFP64		
Symbol	Min	Тур	Max	
А	-	-	1.60	
A1	0.05	-	0.15	
A2	1.35	1.40	1.45	
D	-	12.00	-	
D1	-	10.00	-	
E	-	12.00	-	
E1	-	10.00	-	
R1	0.08	-	-	
R2	0.08	-	0.20	
θ	0°	3.5°	7°	
θ1	0°	-	-	
θ2	11°	12°	13°	
θ3	11°	12°	13°	
С	0.09	-	0.20	
L	0.45	0.60	0.75	
L1	-	1.00	-	
S	0.20	-	-	
b	0.17	0.20	0.27	
е	-	0.50	-	
D2	-	7.50	-	
E2	-	7.50	-	
aaa		0.20		
bbb	0.20			
ccc	0.08			

(Original dimensions are in millimeters)



6 Ordering Information

Table 37. Part ordering code for GD32F350xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F350G4U6	16	QFN28	Green	Industrial -40°C to +85°C
GD32F350G6U6	32	QFN28	Green	Industrial -40°C to +85°C
GD32F350G8U6	64	QFN28	Green	Industrial -40°C to +85°C
GD32F350K4U6	16	QFN32	Green	Industrial -40°C to +85°C
GD32F350K6U6	32	QFN32	Green	Industrial -40°C to +85°C
GD32F350K8U6	64	QFN32	Green	Industrial -40°C to +85°C
GD32F350C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F350C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F350C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F350CBT6	128	LQFP48	Green	Industrial -40°C to +85°C
GD32F350R4T6	16	LQFP64	Green	Industrial -40°C to +85°C
GD32F350R6T6	32	LQFP64	Green	Industrial -40°C to +85°C
GD32F350R8T6	64	LQFP64	Green	Industrial -40°C to +85°C
GD32F350RBT6	128	LQFP64	Green	Industrial -40°C to +85°C



7 Revision History

Table 38. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun.6, 2017
1.1	Characteristics values updated in <i>Table 10. Power consumption</i> characteristics	Jun.20, 2017