





ABOUT THE POWER SUPPLY SYMBOLS	
	Is the 12V filtered coming from the backplane (MAX 4A) set RS according to the max current you'll have
	Is the 5V filtered coming from the backplane (MAX 0.5A)
	Is a 3.3V generated from this 5V by a stepdown used by template_core chips
	Is a 3.3V generated from the 5V by a LDO used by the iC ADC

Universal input specs:
max input frequency: 100MHz

Copyright University of Geneva, Easy-phl 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL V1.2 for applicable conditions

University of Geneva

www.easy-phi.ch

File: top_level_easyphi.sch

Sheet: /

Title: Low cost Dual 100MHz Universal Input

Size: A3	Date: 20 dec 2013
----------	-------------------


Size: 45	Date: 20 Dec 2019
KiCad E.D.A.	eeschema (2013-07-07 BZR 4022)-stable

Rev: 1.0

Id: 1/6







Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL V1.2 for applicable conditions

University of Geneva

www.easy-phi.ch

File: power_supplies.sch

Sheet: /power_supplies/

Title: Low cost Dual 100MHz Universal Input


Size: A4 Date: 20 dec 2013

KiCad E.D.A. eschema (2013-07-07 BZR 4022)-stable

Rev: 1.0

Id: 4/6





YES, WE NEED A WHOLE PAGE FOR THAT.

Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware and is licensed under the CERN OHL V1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL V1.2 for applicable conditions.



University of Geneva www.easy-phi.ch

File: univinput_channel.sch

Sheet: /channel B/


Title: Low cost Dual 100MHz Universal Input

Size: A3 Date: 20 dec 2013

KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable

Rev: 1.0

Id: 5/6



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohw.org/cernohl>).

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL V1.2 for applicable conditions

University of Geneva

www.easy-phi.ch

File: FPGA.sch

Sheet: /FPGA/

Title: Low cost Dual 100MHz Universal Input

Size: A3 Date: 20 dec 2013

KICad E.D.A. eeschema (2013-07-07 BZR 4022)-stable

Rev: 1.0

Id: 6/6

