



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.

Please see the CERN OHL V1.2 for applicable conditions

University of Geneva  
Group of Applied Physics  
Chemin de Pinchat 22  
1227 Carouge / Switzerland



Title: High-speed Logic Gate – Serigraphy

Size: A3

Date: 21 nov 2013

File: High-speed Logic Gate – Serigraphy.pdf