





ABOUT THE POWER SUPPLY SYMBOLS	
	is the 12V filtered coming from the backplane (MAX 4A) set R5 according to the max current you'll have
	is the 5V filtered coming from the backplane (MAX 0.5A)
	is a 3.3V generated from this 5V by a stepdown used by <code>template_core</code> chips
	is a 3.3V generated from the 5V by a LDO used by the uC ADC

Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL V1.2 for applicable conditions

University of Geneva www.easy-phi.ch

File: top_level_easyphi.sch


Sheet: /


Title: High-speed Logic Gate


Size: A3	Date: 6 dec 2013
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable	

Rev: 1.0
d: 1/9









Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL V1.2 for applicable conditions




University of Geneva www.easy-phi.ch

File: ActivityDetector.sch
Sheet: /LogicGate/ActivityDetector_In1/

Title: High-speed Logic Gate

Size: A3	Date: 6 dec 2013	Rev: 1.0
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 4/9



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL V1.2 for applicable conditions




University of Geneva www.easy-phi.ch

File: ActivityDetector.sch
Sheet: /LogicGate/ActivityDetector_Out4/

Title: High-speed Logic Gate

Size: A3	Date: 6 dec 2013	Rev: 1.0
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 5/9



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL V1.2 for applicable conditions




University of Geneva www.easy-phi.ch

File: ActivityDetector.sch
Sheet: /LogicGate/ActivityDetector_Out3/

Title: High-speed Logic Gate

Size: A3	Date: 6 dec 2013	Rev: 1.0
KiCad E.D.A.	eeschema (2013-07-07 BZR 4022)-stable	Id: 6/9



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL V1.2 for applicable conditions




University of Geneva www.easy-phi.ch

File: ActivityDetector.sch
Sheet: /LogicGate/ActivityDetector_Out2/

Title: High-speed Logic Gate

Size: A3	Date: 6 dec 2013	Rev: 1.0
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 7/9



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL V1.2 for applicable conditions



University of Geneva www.easy-phi.ch

File: ActivityDetector.sch
Sheet: /LogicGate/ActivityDetector_In2/

Title: High-speed Logic Gate

Size: A3	Date: 6 dec 2013	Rev: 1.0
KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable		Id: 9/9