









Sheet: template\_core\_easyphi















$$R5 = ((I_{trip} * 0.03) + 4.7mV) / 37\mu A$$
  
Slew rate set to max 3.3V/ms



#### ABOUT THE POWER SUPPLY SYMBOLS

	is the 12V filtered coming from the backplane (MAX 4A) set R5 according to the max current you'll have
	is the 5V filtered coming from the backplane (MAX 0.5A)
	is a 3.3V generated from this 5V by a stepdown used by template_core chips
	is a 3.3V generated from the 5V by a LDO used by the uc ADC



Copyright University of Geneva, Easy-phi 2013.

This documentation describes Open Hardware  
and is licensed under the CERN OHL V1.2

You may redistribute and modify this documentation  
under the terms of the CERN OHL V1.2 (<http://ohwr.org/cernohl>).  
This documentation is distributed WITHOUT ANY EXPRESS  
OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY,  
SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.  
Please see the CERN OHL V1.2 for applicable conditions

University of Geneva [www.easy-phi.ch](http://www.easy-phi.ch)

File: top\_level\_easyphi.sch

Sheet: /

Title: High-speed Dual Delay Lines


Size: A3 Date: 2 nov 2013






Rev: 1.0

KiCad E.D.A. eeschema (2013-07-07 BZR 4022)-stable

Id: 1/3







Output 2 Channel A

Output 2  
Channel B

Output 2  
Channel B