Something about the CPEN 311 Lab 5

Something about the SOF file

It is located here:
./rtl/sof files/dds and nios lab.sof

Something about the status

All parts complete, including:

* 5 Bit LFSR Running at 1 Hz Clock Rate * DDS wrapper created (in which DDS module is instantiated) which generates a 3 Hz Carrier Sine * LFSR is used to modulate the DDS carrier sine to generate ASK (OOK) and BPSK signals * Modulated signals, DDS outputs, and LFSR bits are connected with muxes controlled by the NIOS, which outputs to the BGA oscilloscopes for display * FSK signal generated, with LFSR, LFSR clock, and DDS connected to the Qsys to generate using Nios and interrupts * Appropriate clock-crossing logic is used when crossing clock domains * Audio working! * BONUS: All bonus tasks * QPSK modulation shown on VGA oscilloscope * 2 Additional songs added and next/previous buttons are functional * Nios PIOs, buttons, and software added to change the colours of the graphs upon command

Complete with simulations and SignalTaps

Annotated Simulation screenshots


./docs

They are partitioned by task. Inside, you will find simulation screenshots and SignalTap screenshots.


LFSR:



Top DDS:




Bottom DDS:




Synchronizers:


Clk sync:



Fast-to-slow:



Slow-to-fast:




Annotated SignalTap screenshots

./docs

They are partitioned by task. Inside, you will find simulation screenshots and SignalTap screenshots.

LFSR:




Top DDS:



Bottom DDS:





Synchronizers:

Clk sync:



Observe rising edge on pulse_sync after pulse goes high --> Synchronize


DDS Top Out Sync:



DDS Top Sel Sync:



DDS Bottom Out Sync:



DDS Bottom Sel Sync:



Additional Information

None