Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: ROHAN SHARMA	Marks: /10	Date: 21/5/20
USN: 178 18 CS 047	Signature of the F	aculty:

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing ALU

1. Add the two ilp pins, Name them A & B

2. Add OR, AND, EX-DR, NOR gates and a 1-bit odder.

3. Connect A's and B's of all gates to their respective pins.

4. Add an out put pin and name it result

6. Add a 1-bit multiplexes with 3 scled bits.


6. Connect the opps of all gates to the mux.

7. Connect 3-bit input pin to mux.


8. Add i/p pin to Cin and o/p pin to Cout.

9. Add an Ex-OR gate. Connect its o/p to Cout. The first i/p must be connected to B and the second to another i/p pin SUB.

10. Add another i/p and name it Less. Connect it to mux untiplexer o/p of adder unit.



Snapshots:



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: ROHAN SHARMA	Marks: /10	Date: 2019 120				
USN: 17518 C2047	Signature of the Faculty:					

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

List out the steps in designing memory system

1. Add a RAM with separate lead and store selected.

2. Add a counter and convert Q to A of the RAM.

3. Add a counter butters and connect its o/p to RAM.

4. Add a clock and connect to the i/p of the butter

5. Add a TTY unit with 32 rows and columns.

Make the connections with RAM.

6. Add a 7-bit random number generator, connect Q to D.


7. Add a another controlled butter connect it to TTY.


Also add an i/p pin to the butter.

8. Connect the olp of the second butter to the counter.

9. Connect a button to the counter.

Snapshots





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: ROHAN SHARMA	Marks: /10	Date: 27 15126
USN: 1751865047	Signature of the F	Faculty:

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

With o	diagra	ım dem	formed onstrate			of the foll	owing	instruct	ions u	sing pip	elining	techn	ique.
sub add \$ lw \$	\$12, \$ 13, 2	42, \$3 63, \$4 4(\$1)											
add S	500	55, \$6				Write 52 th							
	877				ba the	Data secrets							
1	677		,	Waite back	Osta	Execution							
The second secon	977		Write	Data	Erecution	Instanction de code							
	500	Waite	Data	Execution	Instruction	Inthretism							
	400	Bald	Execution	Justruction	Instruction Jetch								
cles)	د د ځ	Execution	Inetroction	Instruction]		_		is to					,
Time (in clock andles)	200	Intruction	Instruction Inch										
Time (00	Instruction Setets											
Programme execution	(in instruction)	lu \$10,20(16) Instruction	5,641,42,43	2)46(2)466	(A) 26,514,00	24,24,01 £ 566							

