Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: JHABAR SINGH	Marks: /10	Date: 24/5/2020
USN: 1MS18CS052	Signature of the Faculty:	


Objective: To simulate the working of Arithmetic and Logical Unit using simulator.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:


List out the steps in designing ALU

- Ans 1) Add the two 1/p Pins, Name them A and B
 - 27 Add OR, AND, Ex-OL, NOR gates and a 1-Lit adder
 - 3.) Connect the A's and B's of all the gates to their respective pins.
 - u.) Add on ontput pin and name it result
 - 5.) Add a 1 bit multipower with 3 Select bits
 - 6.) connect the owports of all gates to the muse
 - 7.) connect 3 bit input pin to muse.
 - 8.) Add i/p pin to cin and o/p pin to cont
 - 9.) Add an Ex-OR gate Connect its 0/y to Cont. The first 1/r must be Connected to 8 and the Record to the other 1/r pin sub.
 - (0) Add another i/p and name it less connect it to
 - (1) Add an ordered pin and name it set. Connect it to the multiplace of added wit





ALU Object



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Jhabar Singh	Marks: /10	Date: 24/05/2020
USN: 1MS18CS052	Signature of the Faculty:	


Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List

out the steps in designing memory system



Observations and Snapshots:

Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: JHABAR SINGH	Marks: /10	Date: 24/05/2020
USN: 1MS18CS052	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand <u>computer</u> architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

With diagram demonstrate the execution of the following instructions using pipelining technique. lw \$10,20(\$1)

sub \$11, 42, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6

