## Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

### **Department of CSE**

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name:MK NIKHIL	Marks: /10	Date:20-05- 2020
USN:1MS18CS076	Signature of the Faculty:	

**Objective:** To simulate the working of Arithmetic and Logical Unit using simulator.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

### **Activity to be performed by students:**

1. Add the two ilp pins. Name them B and B.

2. Add Ori AND, Exor, NOR gates and a one bit addell.

3. Correct the A's and B's of all the gates to their Steppective pins.

4. Add an output pin and name it as Result.

5. Add a one bit multiplexed with 3 welect bits.

6. Connect outputs of all the gates to the Mux.

7. Connect 3-bit input pin to mux.


8. Add input pin to Cin, and Olp Pin to Coul.


9. Add an Ex-OR gate. Connect its olp to Coul. The first ilp most to connected B and the second to another ilp Pin sub.

10. Add another ilp and name it less. Connect it to the mux.

11. Add an output pin and name it Set, Connect it to the olp of adder ciocuit.

#### **SNAPSHOTS**





## Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

### **Department of CSE**

Programme: B.E Term: Jan to May 2019

Course: Computer Organization Course Code: CS45

Activity VI:Designing memory system using Logisim simulator.

Name: MK NIKHIL	Marks: /10	Date:20-05-2020
USN: 1MS18CS076	Signature of the Faculty:	

**Objective:** To simulate the writing operation on memory.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

### **Activity to be performed by students:**

1. All a RAM with Separate look out store gelected.

2. Add a Country and Connect & to A of the RATI.

3. Add a Controlled buffer and Connect its output to the RAM.

4. Add a Cleck and Connect to the ip of the buffer.

5. Add a TTy unit with 32 Dows and columns, make the Connections with RAM.


6. Add a 7 bit Imdem number senerates. Connect & to D.


7. Add another Controlled buffer, Connect it to TTY Also add on ip to the buffer.

8. Connect the output of the Second buffer to the Counter.

9. Connect a button to the Counter.

#### **SNAPSHOTS**





# Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### **Department of CSE**

Programme: B.E Term: Jan to May 2019

Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name:MK NIKHIL	Marks: /10	Date:22-05-2020
USN:1MS18CS076	Signature of the Faculty:	

**Objective:** To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

**Simulator Used:** CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand <u>computer architectures</u>.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

With diagram demonstrate the execution of the following instructions using pipelining technique.

lw \$10,20(\$1)

sub \$11, 42, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6

