Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.


Name: Mayank Sharma	Marks: /10	Date: 22 May 2020
USN: 1MS18CS070	Signature of the Facu	lty:


Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the	e steps in designing ALU
20 Ad 30 Co	the two Plp phrs. Name them A and B ad or, and, ex-or, nor gates and a 1-bit adder ment the A's and B's of all the gates to their expective phrs. Add an output phr and name it Result Add a 1-bit multiplener with 3 select bits
6> 0 7-> 0 8->	connect outputs of all gates to the mux. Connect 3 684 Proport pm to mux. Add 1/p pm to can and output pm to cout.
t t a col	the on ex-oxgate connected to B and the second gest is must be connected to B and the second no complete is por some it less . Connect it to mux another is and nome it set, connect it to do on output pin and name it set, connect it to do on output pin and name it set, connect it to e multiplexer output of adder unit





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Mayank Sharma	Marks: /10	Date: 20 May 2020
USN: 1MS18CS070	Signature of the Facu	ılty:


Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system 1> Add at RAM with seprente load and store selected 2) Add a counter and connect of to A of the Romm. 3> Add a contealler buffer and convert the olp to RAM. 4) Add a clock and connect to the ilp of the buffer 5> Add a TTY with unit with 32 rows and colourns. Have the Commetters with RAM. 6> Add a 7-bit rendom number generator, connect 0 to 0 7> Add amother contealed buffer connect Pt to TTY. Also add an Ilp pin to the buffer. 8> connect the olp of the second buffer to the counter. 9> Connect a button to the counter.

Observations and Snapshots:





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Mayank Sharma	Marks: /10	Date: 22 May 2020
USN: 1MS18CS070	Signature of the Facu	ılty:

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.


Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

T	617					waik
	877.				was the bount	GOLA ACCOR
	((3			wai to	Beta	Cheen's Accounting
	977		Was He bout	Dota	Anteuchion Instruction Execution Costs.	grakuckon grakeuchon Jeteh dougle
	(15	Wate	DOFA	Execution	Insteaction	grakuckion
	۲))	Buta	Instruction Instruction Execution Dotos.	Austruction Grateration Execution decorption	Instruction Jestals	
20	£1)	Execution	Insteaction	Softention		
This by they are	(12	Insteuction	grateuchon Jetch		-	
Jans 6	55	grafeurian Getch				- 0
Chronics	gention (vider	(Lust 10, 20(81) garteuring snote	Sus 811, 82, 83	add \$12,83; \$4	Jul \$13,24(\$1)	981581418. PPD



Englishots

