#### Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### Department of CSE

Programme: B.E Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name Man's			14
Name: Manish V USN: 1MS18 C5067	Marks: /10	Date: 20 5	2.0
	Signature of the Faculty:		

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

#### Activity to be performed by students:

List out the steps in designing ALU

1) Add the two ippins, Name them A&B.

2) Add OR, AND, EX-OR, NOR gates and a 1-bit addit.

3) Connect the A's and B's of all the gates to their respective pins.

4) Add an output pin and name it Result.

3) Add a 1-bit multipower with 3 select bits.

6) Connect the outputs of all gates to the muse.


7) Connect the outputs of all gates to muse.


9) Add an Ex-OR gate. Connect its op to cout. The first ip must be connected to B and the second to other ippin sub.

8) Add ilp pin to cin and op pin to cout.


- 10) Add another ilp and name it has connect it to
- ii) Add an output pin and name it set. Connect it to the multipliacon of of adder unit.

## Snopshets:





# Snapshots:



#### Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### Department of CSE

Programme: B.E Course: Computer Organization Term: Jan to May 2019 Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: ManishiV	Marks: /10	Date: 23 5 20
USN: 1M518C5067	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

List out the steps in designing memory system

1) Add a RAM with separate load and stole selected.

a) Add a counter and convert Q to A of the RAM.

3) Add a counter and convert Q to A of the RAM.

4) Add a controller buffer and convert its of to RAM.

4) Add a clock and connect to the if p of the buffer.


5) Add a TTY unit with 32 rows and columns. Make the connections with RAM.


6) Add a 7-bit random number generator, connect Q to D.

7) Add another controlled buffer connect it to TTY. Also add an I/p pin to the buffer.

8) Connect the O/p of the second buffer to the counter.

## Snapshots:





#### Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Manish'V	Marks: /10	Date: 33 5 20
USN: 1M918C9067	Signature of the Faculty:	

**Objective:** To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students: With diagram demonstrate the execution of the following instructions using pipelining technique. \$10,20(\$1) sub \$11, 42, \$3 add \$12, \$3, \$4 lw \$13, 24(\$1) add \$14, \$5, \$6 622 waite 877 Deta Waite Instruction Instruction Execution 500 Part. Docta Dack Back Excudion 900 Datat Ing-truction Dota Instruction Instruction Execution Setch decode acces Waite Back 52 Instruction Jetch Decode Bacution Eccention access Data CCH Instruction Instruction Time (in clack cycles) Instruction Instruction decede CCB In \$10, 20(\$1) Sub \$11, 42,\$ 3 प्रिक द्वा ३ अम्(हा) odd flastagh

### Snapshots:

