Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Laveesh Gupta	Marks: /10	Date: 22/05/20	
USN: 1MS18CS062	Signature of the Faculty:		

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

1	List out the steps in designing ALU
_	

Name - Laveesh Grupta USN - IMS18CS062 Section - 4 'B'


Computer Organization Lab


Activity V: Designing an ALU to perform withmetic and logical functions using Logislam simulator.

List out the steps in designing ALU.

- Add the two by pins. Name them A and B.
- Add on, and, ex-on, non gates and a 1-bit adder.
- Connect the A's and B's of all the gotes to their respective pins.
- Add an output pin and name it Result.
- Add a 1- lit multiplener with select Litt.
- Connect outputs of all the gates to the mux.
- 7. Connect 3-bet input pin to mux.
- Add i/p pin to Con, and autput pin to Cout.
- Add an ever gate. Connect Its of to Cout. The first if must be connected to B and the second to another Up pin sub.
- 10. Add another if and name is Less. Connect it to the
- 11. Add an an output pin and name it set, connect it to the multiplexer o/p of addor unit.

Snapshots:





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Laveesh Gupta	Marks: /10	Date: 22/05/20
USN: 1MS18CS062	Signature of the Facu	ılty:

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system

Name - Laveesh Gupta USN - 1MS18CS062 Section - 4'B'


Computer Organization Lab

Activity VI: Designing memory system using Logisim simulator.

List out the steps in designing memory system.

- 1. Add a RAM with separate load and store selected.
- 2. Add a counter and connect of to A of the RAM.
- 3. Add a controller buffer and connect Ets o/p to the RAM.
- 4. Add a clock and connect to the 1/p of the buffer.
- 5. Add a TTY wist and with 32 rows and columns. Make the connections with RAM.
- 6. Add a 7-bit random number generator, connect of to D.
- 7. Add another controlled buffer, connect to TTY.
 Also add an 1/p pfn to the buffer.
- 8. Connect the output of the second buffer to the the
- 3. Connect a button to the counter.

Snapshot:



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Laveesh Gupta	Marks: /10	Date: 22/05/20
USN: 1MS18CS062	Signature of the I	Faculty:

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

ctivity to be performed by students: With diagram demonstrate the execution of the following instructions using pipelining technique.
With diagram demonstrate the execution of the following instructions using pipelining technique.
w \$10,20(\$1)
sub \$11, 42, \$3
add \$12, \$3, \$4
w \$13, 24(\$1)
add \$14, \$5, \$6

Name - Laveesh Gupta USN - 1MS18C5062 Section - 4 'B'


Computer Organization Lab

Activity VII: To simulate advantages of using pipeline technique in executing a program.

With diagram demonstrate the execution of the following instructions using pipelining technique.

sub \$	11,		.3		23	worke back.
e \$13	١, ٠	\$3, \$1 24(\$1)		83 \$	With back	Deta
ld \$11	4, 4	5,\$6	23	Drift back	Dobe	ENEC-
	,	977	E SHE	access	Ene-	Indiand form
	577	with	Dates access	Exteden	Intruc- tion decok	Tratrac- Herri Jotch
	677	Date occurs.	Ereudin hata	Instruc-	Intruc Hen Herby Jetch	
(64)	43	Execution	Instruc- tion decode	Intruc-		
clade eye	cez	Intruc- Hean decode	Instruc- tion (dth			
Time (in clack eycles)	122	intruction jetch				

Fregroum
Execution
ender.
(In Fretruction)
Lie for, 20 (\$1)
sub \$11,\$2,\$3
dod \$12,\$3,\$4
Lie \$13,24(\$1)
add \$17,\$5,\$9



Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

