

List out the Steps in designing ALU.

Step 1: Add the two input pins. Drop two East facing input pins on the canvas 4 bits each label A and B ensure that input is 4 bits

Step 2: Add the Adder/Subtractor and gates Now we add the sub circuits created earlier. Select circuits under main project handler folder

Step 3: Add the multiplexers

Take on or more inputs and generate a single output in Logisim multiplexers and under plexer folder. Click Multiplexer icon and drop two of them into canvas

Step 4: Add Controls

Drop two pins on the canvas north facing with 1 data bit. Label them 0 & 1 respectively

Step 5: Add a splitter

Next we add a splitter into our circuit that takes one line from the second multiplexer and split to 4 inputs to an OR gate for a 4 bit ALU


Step 6: Add another OR gate and NOT gate Now

We add an OR gate after the splitter which has 4 inputs. To right of the OR gate and a NOT gate.

This Arrangement accounts for zero output when all the bits result in zero.

The NOT gate following the OR gate achieves this.
Finally add a single bit pin after the NOT gate to
store the result, label it zero.

Step 7: Add a result pin for the max.
we handled the zeroes coming from the max
but we also need to account for valid combinations
inputs from A, B and the control input.
is






ALU*

- 1b ALU
- Wiring
- Gates
- Multiplexers
- Arithmetic
- Memory
- Input/Output
- Base

Circuit: 1b ALU

Circuit Name	1b ALU
Shared Label	Cin
Shared Label Facing	South
Shared Label Font	SansSerif Plain 12



100%

Type here to search



82%

7:51 AM
5/13/2020

List out the steps in designing memory system

Step 1: Add ram

Select a separate load and store operation for RAM

Step 2: Add Counter

Step 3: Connect Counter clock, and Controlled Buffer to the RAM

Step 3: Add TTY

TO display Data Read on Memory

Step 4: Add Random Generator

TO Generate different address location

Add input and another Controlled Buffer to the Random Generator.

Step 5: Add Button


Connect Button to Counter.




- JK Flip-Flop
- S-R Flip-Flop
- Register
- Counter
- Shift Register
- Random Generator
- RAM
- ROM
- Input/Output
 - Button
 - Joystick
 - Keyboard
 - LED
 - 7-Segment Display
 - Hex Digit Display
 - LED Matrix
 - TTY
- Base

	Pin
Facing	North
Output?	No
Data Bits	1
Three-state?	No
Pull Behavior	Unchanged
Label	
Label Location	West
Label Font	SansSerif Plain 12

100%






Prajwal
1M/18CS091

Time (in clock cycles)

Program execution order.

in instruction




Time in clock cycles


CC1 CC2 CC3 CC4 CC5 CC6 CC7

Program
execution
order


lw \$10, 20(\$1)




Sub \$11, \$2, \$3




add \$12, \$3, \$4



lw \$13, 20(\$1)



add \$14, \$5, \$6



CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
<input type="checkbox"/> 0100	0000	LDW @R06, R10	0100	0
<input type="checkbox"/> 0105	0005	SUB #42, R03	0100	1
<input type="checkbox"/> 0111	0011	MOV R03, R11	0100	0
<input type="checkbox"/> 0116	0016	ADD R03, R04	0100	1
<input type="checkbox"/> 0121	0021	MOV R04, R12	0100	0
<input type="checkbox"/> 0126	0026	LDW @R07, R13	0100	0
<input type="checkbox"/> 0131	0031	ADD R05, R06	0100	1
<input type="checkbox"/> 0136	0036	MOV R06, R14	0100	0
<input checked="" type="checkbox"/> 0141	0041	HLT	0100	2

Cache - Pipeline Execution Unit

Pipeline
☒ Single pipeline ☐ Dual pipeline
Select pipeline
0
SHOW PIPELINE...

Cache
Select cache type
Data
SHOW CACHE...

PROGRAM LIST

Name	Base	Start	Type
pipeline	0100	0000	R

LOAD COMPILED CODE IN MEMORY
SHOW PROGRAM DATA MEMORY...

REMOVE PROGRAM
REMOVE ALL PROGRAMS

CREATE PROGRAM INSTANCE
DELETE PROGRAM INSTANCE

SPECIAL CPU REGISTERS

PC 42 SR 1
SP \$096 BR 100
SR Status Flag
OV ☐ Z ☒ N ☐
CPU Mode
User ☒ Kernel ☐
IR HLT
MAR 141
MDR HLT

GENERAL PURPOSE CPU REGISTERS

Reg	Val (D)	C	Val (D)
<input type="checkbox"/> R00	0		
<input type="checkbox"/> R01	0		
<input type="checkbox"/> R02	0		
<input type="checkbox"/> R03	-42		
<input type="checkbox"/> R04	-42		
<input type="checkbox"/> R05	0		
<input type="checkbox"/> R06	0		
<input type="checkbox"/> R07	0		
<input type="checkbox"/> R08	0		
<input type="checkbox"/> R09	0		
<input type="checkbox"/> R10	0		
<input type="checkbox"/> R11	-42		
<input type="checkbox"/> R12	-42		
<input type="checkbox"/> R13	0		
<input type="checkbox"/> R14	0		
<input type="checkbox"/> R15	0		
<input type="checkbox"/> R16	0		
<input type="checkbox"/> R17	0		
<input type="checkbox"/> R18	0		
<input type="checkbox"/> R19	0		
<input type="checkbox"/> R20	0		
<input type="checkbox"/> R21	0		
<input type="checkbox"/> R22	0		
<input type="checkbox"/> R23	0		
<input type="checkbox"/> R24	0		

Program Instructions Optimize - Assemble

ADD NEW... SHOW... UNDO
INSERT ABOVE... MOVE DOWN EDIT...
INSERT BELOW... MOVE UP DELETE
COPY PASTE ABOVE PASTE BELOW

Program Control CPU View CPU Help

STEP ☒ by instruction ☐ by single tick
RUN Fast
STOP Slow
RESET PROGRAM
SHOW PCB...

Advanced New CPU

COMPILER... OS 0...
INPUT OUTPUT... VIRTUAL OS...
INTERRUPTS...


Registers Program Stack Watch


Reg Value
CHANGE RESET ALL
Show Reg Access Status ☐
Select Register Set Size 32

CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
<input type="checkbox"/> 0100	0000	LDW @R06, R10	0100	0
<input type="checkbox"/> 0105	0005	SUB #42, R03	0100	1
<input type="checkbox"/> 0111	0011	MOV R03, R11	0100	0
<input type="checkbox"/> 0116	0016	ADD R03, R04	0100	1
<input type="checkbox"/> 0121	0021	MOV R04, R12	0100	0
<input type="checkbox"/> 0126	0026	LDW @R07, R13	0100	0
<input type="checkbox"/> 0131	0031	ADD R05, R06	0100	1
<input type="checkbox"/> 0136	0036	MOV R06, R14	0100	0
<input checked="" type="checkbox"/> 0141	0041	HLT	0100	2

Instruction Pipeline 0: CPU 0





Statistics

Clocks	20	Busy Stages	19
Inst. Count	9	Data Hazards	7
CPI	2.22	Control Hazards	0
SF	2.25	Inst. Syncs	1

Colour Code

Pipeline Stages:	Fetch	Decode	Read Operands	Execute	Write Result
Pipeline Bubbles:	Stage Busy	Data Hazard	Control Hazard	Inst. Seq. Sync.	

Control

Stay on top	<input type="checkbox"/>	No instruction pipeline	<input type="checkbox"/>	No history recording	<input checked="" type="checkbox"/>
		Do not insert bubbles	<input type="checkbox"/>	Enable hazard sounds	<input type="checkbox"/>
		Pipeline stages	5	Stop at instruction LAdd	

FLUSH

SAVE IMAGE...

History

<<	<<	Fast
>>	>>	<div>PLAY</div>
SAVE...	LOAD...	

Optimizations

Enable operand forwarding	<input type="checkbox"/>	Suspend	<input type="checkbox"/>
Enable jump prediction	<input type="checkbox"/>	Suspend	<input type="checkbox"/>

SHOW JUMP TABLE...