Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code:

CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20
USN: 1MS18CS086	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:


List out the steps in designing ALU

L.	

	Name - Nishit Khaitan Date: 22/05/2020
8 t- 20 - 20 - 20 - 20 - 20 - 20 - 20 - 20	USD - 1 MS1805086 1V - B
	Course - Comporter Opegnischton (CS45) Activity 2V
	Designing an ALU 100 perform arithematic and logical functions using Jogism Limulator
	Gunctions using Jogism Simulator
	List out the steps in designing ALU
	A De De De LA B
	1. Add the sure i/p spins, Name strem A and B
<u> </u>	2. Add OR, AND, EX-OR, NOR gates and a 1-bit
	adder
	3. Convect the A's and b's of cell the gates to
	Oliver prespective pins
	4. Add an outpert pin and name it Result 5. Add a 1-bit multiplescer with 3 select bits
P	6. Connect des orspites of all gates to the musi
	7. Connect 3- big infect pin & mux
	8. Add imped pin to Cin and output fin to
4	Cout
	9. Add an EX-DR gate. Connect its O/A do Cout.
	The first impert must be connected to D
	and the second to another input fin SUB
1	10 Add another ienque and name it less.
	Connect in so the MUX
	11. Add an output fin and mame it sot
	connect it is the outpert of adder
	unio.
vision	

Snapshots:





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code:

CS45

Activity VI: Designing memory system using Logisim simulator.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20
USN: 1MS18CS086	Signature of the Fac	ulty:

Objective: To simulate the writing operation on memory.

Observations and Snapshots:

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

List out the steps in designing memory system

Scanned with CamScanner

	Name - Nishit Khaitan Data - 22/05/20
	USD - IMS18 CC086 IV-B
	Course - Computer Organisation (CS45) Activity: VI
	Course computer or January
	Dosigning memory system using Logison simulatur
	List out Alou steps in designing nemony system;
	1. Add a RAM with separate load and store
	2 Add a counter Modows Tennest to the
	2. Add a counter and convert Q to A of the
· ,	RAM
	3. Add a controller leeffer and connect its
<u></u>	OIP to see RAM
	4. Add a clock and connect to the input
	of the lengton.
• <u>18</u>	5. Add a TTY und with 32 rows and
	columns. Make the connections with RAM
	6. All a 7-bit trandom number generator,
	7. Add another controlled duffer connect it
	ente ot risk tudin no blos oath. YTT of
	Juljar
	8. Lonnect the 01P of the second luffer to the
	courter
	9. Louvest a buston to the courter
Vision	
THE CANADA	

Snapshot:



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code:

CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20		
USN: 1MS18CS086	Signature of the F	Signature of the Faculty:		

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.


Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:	
With diagram demonstrate the execution of the following instructions using pipelini technique.	ng
lw \$10,20(\$1) sub \$11, 42, \$3	
add \$12, \$3, \$4 lw \$13, 24(\$1)	
add \$14, \$5, \$6	
	:
Observations and Snapshots: Take the snap shot of CPU statistics and pipeline des	ign.

	Name - Nishira Khaistan USN - 1M318CS086 Course - Competer Quantoson		Data - 22/05/20			
				IV-B	1.	
			(CS45) Activity: III			
			2019		V	-
	Analyzing the performance of the CPU by overlapping of instructions using CPU-08 CPU-08-SIM simulator.					pping lator.
1 1	Č s	· · · · · · · · · · · · · · · · · · ·	7			
•	•				· A	
/	607 6	<u></u>			Days Poor	
	20		25	Prize Sept	Dega broup	
5	£30		Day So	July Predit	a see without	
h s	972	write sole	XV JF.	· subcan	Traderickion 20	
		12 No.	Da 60	West	Ing Deco	
	y wax south	Organ Orange	esperit	Jun Dea	Substanction Cataly	
	y Des Sont	o securar	Zuzantzion	Sungaring on Derong		
1900 J	N N N N N N N N N N N N N N N N N N N	-	<u> </u>	7× ×		
<u> </u>		L'isonic Selato	Gregoria (of city	Ä	- 179 - 179 - 1790	<u>: 13 - 13: </u>
dog wil	Mustrudia	Ariganotion (1800)			*** L	i i
F F	4 4	4			>	
	Structon Fetch		1 44	· (4)	£ 5.\$\$	<u>.</u> .
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	₩	25 Ex	3,4	25,	4	į.
\$ i;	Q. Company	\$11,42,	\$12,	\$13	4	
200	4	वीगर	adel	9	So S	
vision)	



Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

