Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019

Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

	1 20
Name: MUSKANI GUIPTA	Marks: /10 Date: 21/5/20
LICAL	- White and the same of the sa
USN: 1M518C5078	Signature of the Faculty:

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

```
List out the steps in designing ALU

1. Add the two i/p fines, Name them A and B.

2. Add OR, AND, EX-OR, NOR gates and a 1-bit adder.

3. Dormet the A's and B's of all the gates to their respective fines.

4. Add an output fine and name it Result.

5. Add a 1-bit multiplener with 3 select lits.

6. Deapent Lownect the outputs of all gates to the men.

7. Connect 3- let input fine to man.

8. Add i/p frie to Cin and output fine to Cout.

9. Add an EX-OR gate Lownect its 0/p to Cout.

ithe first i/p must be connected to B and the second to another i/p fine 50B.


10. Add another i/p and name it Less. Connect it.

do mun.


11. Add an output fine and name it Set. Lownect it.

11. Add an output fine and name it Set. Lownect it.
```


Suapshots Sub Cin



1-bit ALU



ALU object



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Muskan Gubta	Marks: /10 Date: \$0/5/20
	Signature of the Faculty:

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

List out the steps in designing memory system

1. Add a RAM with separate lead and store selected.

2. Add a counter and convert 0 to A of the RAM.

3. Add a controller buffer and convect its of to RAM.

4. Add a clock and connect to the i/p of the buffer.

4. Add a clock and connect to the i/p of the buffer.

5. Add a TTY unit & with 32 rows and columns.

5. Add a TTY unit RAM.

Make the connections with RAM.

Make the connections with RAM.

O to D.


7. Add another controlled buffer connect it to TTY. Also add


7. Add another controlled buffer.

An i/p from to the buffer.

A connect a button to the counter.

Observations and Snapshots:





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019 Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Activity VII: 10 simulate advantages of	115/20
Marks: /10	Date: 24/5/20
Name: Muskan Gupta Signature of the Fa	iculty:
USN: IMS 18 CS 07 8 Signature of the	tions

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.


Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.


Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

\$10 \$10 \$1 \$1 \$1	0,20(n demonst (\$1) 2, \$3 3, \$4 -(\$1) 5, \$6	rate the exec	aution of the	following it	write back	sing pipen	illing tee.
					write	Data		
	557		10	Write	Data	Execution		•
	900		Wsite	Date				
	CCS	Write back	Data	Ex ecution	Institution Instruction Execution fetch decede	Instruction Instruction Fetch dead		
	CCH	Data	Greation	Instructor	Instruction Jetch	7		
	663	Execution	struction code	Instruction				
	662	Instruction	Instruction In fetch dee		V .			
	GC1	Instruction Instruction Fetch ducode						
yells	Cin instruction	tu \$10,20(31)	Sub\$11,42,\$3	ad \$12,\$3,84	lw \$13, 24(SI)	add \$14,65,\$6		





Snapshots: