

list out the steps in designing ALU

Step 1: Add the two input pins,

Drop two East facing input pins on the canvas 4 bits each label A and B ensure that input is 4 bits

Step 2: Add the adder / subtractor and gates Now we add the sub circuits created earlier select Circuits under main project handler folder

Step 3: Add the multipliers

Take one or more inputs and generates a single output in logisim multiplexers and under plexer folder click multiplierer kor and drop two of them into canvas

Step 4: Add controls

Drop two pins on the canvas north facing with 1 data bit, label them 0 and 1 respectively

Step 5: Add a splitter

Next we add a splitter into our circuit that takes one line from the second multiplexer and split to 4 inputs to an OR gate for a 4-bit ALU

Step 6: Add another OR gate and NOT gate Now we add an OR gate after the splitter which has 4 inputs. To right of the OR gate and a NOT gate

Naveena Narayana Poojari


1MS18CS08

This Arrangement accounts for zero output when all the bits results in zero.

The Not gate following the OR gate achieves this. Finally add a single bit pin after the NOT gate to store the result, label it zero.

Step 7: Add a result pin for the Mux

We handled the zeroes carrying from the MUX but we also need to account for valid combinations inputs from A, B and the control inputs






ALU*

- 1b ALU
- Wiring
- Gates
- Multiplexers
- Arithmetic
- Memory
- Input/Output
- Base

Circuit: 1b ALU

Circuit Name	1b ALU
Shared Label	Cin
Shared Label Facing	South
Shared Label Font	SansSerif Plain 12



100%

Type here to search



82%

7:51 AM
5/13/2020

List out the steps in designing memory system

Step 1: Add ram

Select a separate load and store operation for RAM

Step 2: Add Counter

Step 3: Connect Counter clock, and Controlled Buffer to the RAM

Step 3: Add TTY

To display Data Read on Memory

Step 4: Add Random Generator

To Generate different address location

Add input and another Controlled Buffer to the Random Generator

Step 5: Add Button


Connect Button to Counter




- J-K Flip-Flop
- S-R Flip-Flop
- Register
- Counter
- Shift Register
- Random Generator
- RAM
- ROM
- Input/Output
 - Button
 - Joystick
 - Keyboard
 - LED
 - 7-Segment Display
 - Hex Digit Display
 - LED Matrix
 - TTY
- Base

Pin	
Fading	North
Output?	No
Data Bits	1
Three-state?	No
Pull Behavior	Unchanged
Label	
Label Location	West
Label Font	SansSerif Plain 12

100%






Naveena Narayana Poojari
1MS18CS081

Time (in clock cycles)


Program execution order
in instruction

CC1 CC2 CC3 CC4 CC5 CC6 CC7 CC8 CC9


lw \$10, 20(\$1)




Sub \$11, \$2, \$3




add \$12, \$3, \$4



lw \$13, 24(\$1)



add \$14, \$5, \$16



Naveena Narsayana Poosari
1MS18CS081

Time in clock cycles


CC1 CC2 CC3 CC4 CC5 CC6 CC7

Program
execution
order


lw \$10,20(\$1)



sub \$11, \$2, \$3




add \$12, \$3, \$4



lw \$13,24(\$1)



add \$14, \$5, \$6



CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
0100	0000	LDW @R06, R10	0100	0
0105	0005	SUB #42, R03	0100	1
0111	0011	MOV R03, R11	0100	0
0116	0016	ADD R03, R04	0100	1
0121	0021	MOV R04, R12	0100	0
0126	0026	LDW @R07, R13	0100	0
0131	0031	ADD R05, R06	0100	1
0136	0036	MOV R06, R14	0100	0
0141	0041	HLT	0100	2

Cache - Pipeline Execution Unit

Pipeline: ☒ Single pipeline ☐ Dual pipeline
Select pipeline: 0
Cache: Select cache type: Data

SPECIAL CPU REGISTERS

PC: 42 SR: 1
SP: 8096 BR: 100
SR Status Flag: OV ☐ Z ☒ N ☐
CPU Mode: User ☒ Kernel ☐
IR: HLT
MAR: 141
MDR: HLT

GENERAL PURPOSE CPU REGISTERS

Reg	Val (D)	C	Val (D)
R00	0		
R01	0		
R02	0		
R03	-42		
R04	-42		
R05	0		
R06	0		
R07	0		
R08	0		
R09	0		
R10	0		
R11	-42		
R12	-42		
R13	0		
R14	0		
R15	0		
R16	0		
R17	0		
R18	0		
R19	0		
R20	0		
R21	0		
R22	0		
R23	0		
R24	0		

PROGRAM LIST

Name	Base	Start	Type
pipeline	0100	0000	R

PROGRAM STACK (RAM)

Pos	Val (D)	Addr
-----	---------	------

Program: Instructions Optimize - Assemble

ADD NEW... SHOW... UNDO
INSERT ABOVE... MOVE DOWN EDIT...
INSERT BELOW... MOVE UP DELETE
COPY PASTE ABOVE PASTE BELOW

Program Control CPU View CPU Help

STEP ☒ by instruction ☐ by single tick
RUN Fast Slow
STOP
RESET PROGRAM
SHOW PCB...

Advanced New CPU

COMPILER... OS 0...
INPUT OUTPUT... VIRTUAL OS...
INTERRUPTS...

Registers Program Stack Watch

Reg Value: CHANGE RESET ALL
Show Reg Access Status: ☐
Select Register Set Size: 32

CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
0100	0000	LDW @R06, R10	0100	0
0105	0005	SUB #42, R03	0100	1
0111	0011	MOV R03, R11	0100	0
0116	0016	ADD R03, R04	0100	1
0121	0021	MOV R04, R12	0100	0
0126	0026	LDW @R07, R13	0100	0
0131	0031	ADD R05, R06	0100	1
0136	0036	MOV R06, R14	0100	0
0141	0041	HLT	0100	2

Instruction Pipeline 0: CPU 0

LAdd Instruction Pipeline Stages

LAdd	Instruction	Fetch	Decode	Read Operands	Execute	Write Result
0105	SUB #42, R03					
0111	MOV R03, R11					
0116	ADD R03, R04					
0121	MOV R04, R12					
0126	LDW @R07, R13					
0131	ADD R05, R06					
0136	MOV R06, R14					
0141	HLT					

Statistics

Clocks: 20 Busy Stages: 19
Inst. Count: 9 Data Hazards: 7
CPI: 2.22 Control Hazards: 0
SF: 2.25 Inst. Syncs: 1

Colour Code

Pipeline Stages: Fetch Decode Read Operands Execute Write Result
Pipeline Bubbles: Stage Busy Data Hazard Control Hazard Inst. Seq. Sync.

Control


Stay on top: ☐ No instruction pipeline: ☐ No history recording: ☒
Do not insert bubbles: ☐ Enable hazard sounds: ☐
Pipeline stages: 5 Stop at instruction LAdd:
FLUSH SAVE IMAGE...

History

<< < > >> Fast
PLAY
SAVE LOAD...

Optimizations

Enable operand forwarding: ☐ Suspend: ☐
Enable jump prediction: ☐ Suspend: ☐
SHOW JUMP TABLE...



Statistics

Clocks

20

Inst. Count

9

CPI

2.22

SF

2.25

Busy Stages

19

Data Hazards

7

Control Hazards

0

Inst. Syncs

1

Colour Code

Pipeline Stages:

Fetch

Decode

Read Operands

Execute

Write Result

Pipeline Bubbles:

Stage Busy

Data Hazard

Control Hazard

Inst. Seq. Sync.

Control

Stay on top

☐

No instruction pipeline

☐

Do not insert bubbles

☐

Pipeline stages

5

▼

No history recording

☒

Enable hazard sounds

☐

Stop at instruction LAdd

History

<<

<<|

>>

|>>

Fast

PLAY

SAVE...

LOAD...

Optimizations

Enable operand forwarding

☐

Suspend

☐

Enable jump prediction

☐

Suspend

☐

SHOW JUMP TABLE...

FLUSH

SAVE IMAGE...