

**Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)**

Department of CSE

**Programme: B.E
Course: Computer Organization
CS45**

**Term: Jan to May 2019
Course Code:**

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20
USN: 1MS18CS086	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing ALU

Name - Nishit Khaitan

Date : 22/05/2020

USN - 1MS18CS086

IV - B

Course - Computer Organization (CS45)


Activity 3V


Designing an ALU to perform arithmetic and logical functions using Logism Simulator

List out the steps in designing ALU

1. Add the two i/p pins, Name them A and B
2. Add OR, AND, EX-OR, NOR gates and a 1-bit adder
3. Connect the A's and B's of all the gates to their respective pins
4. Add an output pin and name it Result
5. Add a 1-bit multiplexer with 3 select bits
6. Connect the outputs of all gates to the mux
7. Connect 3-bit input pin to mux
8. Add input pin to Cin and output pin to Cout
9. Add an EX-OR gate. Connect its O/P to Cout. The first input must be connected to B and the second to another input pin SUB
10. Add another input and name it less. Connect it to the MUX
11. Add an output pin and name it sel, connect it to the output of adder unit.

Snapshots:





Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization
CS45

Term: Jan to May 2019
Course Code:

Activity VI: Designing memory system using Logisim simulator.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20
USN: 1MS18CS086	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system

Observations and Snapshots:

Name - Nishit Khaitan

Date - 22/05/20

USN - 1M318CS086

IV-B

Course - Computer Organisation (CS45)


Activity: VI

Designing memory system using Logisim simulator

List out the steps in Designing memory system:

1. Add a RAM with separate load and store selected
- ~~2. Add a counter (load and connect to the~~
2. Add a counter and connect Q to A of the RAM
3. Add a controller buffer and connect its O/P to the RAM
4. Add a clock and connect to the input of the buffer.
5. Add a TTY unit with 32 rows and columns. Make the connections with RAM
6. Add a 7-bit random number generator, connect Q to D
7. Add another controlled buffer connect it to TTY. Also add an input pin to the buffer
8. Connect the O/P of the second buffer to the counter
9. Connect a button to the counter

Snapshot :



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization
CS45

Term: Jan to May 2019
Course Code:

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: NISHIT KHAITAN	Marks: /10	Date: 22/05/20
USN: 1MS18CS086	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

With diagram demonstrate the execution of the following instructions using pipelining technique.

```
lw  $10,20($1)
sub  $11,42,$3
add  $12,$3,$4
lw  $13,24($1)
add  $14,$5,$6
```

Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

Name - Nishit Khaitan

USN - 1MS18CS086


Course - Computer Organisation (CS451)

Date - 22/05/20

IV-B

Activity : VII


Analysing the performance of the CPU by overlapping of instructions using CPU-OS CPU-OS-SIM simulator.



Time (in clock cycle)

Program Execution Order (in instruction)

cc1 cc2 cc3 cc4 cc5 cc6 cc7 cc8 cc9



Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

The screenshot displays the CPU Simulator - CPU 0 interface. The main window is divided into several sections:

- CPU INSTRUCTIONS IN MEMORY (RAM):** A table showing instructions at various memory addresses. The instruction at address 0041 is highlighted in red.
- Cache - Pipeline:** A section for managing the pipeline, including buttons for 'Pipeline', 'Flush', and 'Reset'.
- PROGRAM LIST:** A table listing programs with columns for Name, Base, Start, and Type.
- SPECIAL CPU REGISTERS:** A section for special registers, including PC (41), SP (0096), and SR (1).
- GENERAL PURPOSE CPU REGISTERS:** A table showing the values of general purpose registers (R0-R31).
- Program Controls:** A section for controlling the program, including buttons for 'Step', 'Run', and 'Stop'.
- Advanced:** A section for advanced settings, including 'Compiler', 'OS', and 'Interrupts'.

The screenshot displays the CPU Simulator - CPU 0 interface, focusing on the instruction pipeline stages and statistics.

- Instruction Pipeline Stages:** A diagram showing the pipeline stages for each instruction. The stages are labeled: Fetch, Decode, Read Operands, Execute, Write Back, and Branch.
- Statistics:** A section showing various statistics, including 'Stats', 'Branch Stages', 'Data Hazards', 'Pipeline Stages', and 'Branch Stages'.
- Control:** A section for controlling the program, including buttons for 'Step', 'Run', and 'Stop'.
- Advanced:** A section for advanced settings, including 'Compiler', 'OS', and 'Interrupts'.