

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name:MK NIKHIL	Marks: /10	Date:20-05-2020
USN:1MS18CS076	Signature of the Faculty:	



Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

1. Add the two i/p pins. Name them A and B.
2. Add OR, AND, EX-OR, NOR gates and a one bit adder.
3. Connect the A's and B's of all the gates to their respective pins.
4. Add an output pin and name it as Result.
5. Add a one bit multiplexer with 3 select bits.
6. Connect outputs of all the gates to the mux.
7. Connect 3-bit input pin to mux.
8. Add input pin to Cin, and O/p pin to Cout.
9. Add an EX-OR gate. Connect its o/p to Cout. The first i/p must be connected to B and the second to another i/p pin sub.
10. Add another i/p and name it less. Connect it to the mux.
11. Add an output pin and name it Set, Connect it to the o/p of adder circuit.

SNAPSHOTS



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: MK NIKHIL	Marks: /10	Date: 20-05-2020
USN: 1MS18CS076	Signature of the Faculty:	



Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

1. Add a RAM with separate load out store selected.
2. Add a Counter and Connect Q to A of the RAM.
3. Add a Controller buffer and connect its output to the RAM.
4. Add a Clock and Connect to the i/p of the buffer.
5. Add a TTY unit with 32 Rows and Columns, make the connections with RAM.
6. Add a 7 bit Random number generator. Connect Q to D.
7. Add another Controlled buffer, Connect it to TTY Also add an i/p to the buffer.
8. Connect the output of the second buffer to the Counter.
9. Connect a button to the Counter.

SNAPSHOTS



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name:MK NIKHIL	Marks: /10	Date:22-05-2020
USN:1MS18CS076	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand [computer architectures](#).


Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

With diagram demonstrate the execution of the following instructions using pipelining technique.

lw \$10, 20(\$1)
sub \$11, \$2, \$3
add \$12, \$3, \$4
lw \$13, 24(\$1)
add \$14, \$5, \$6



SNAPSHOTS

CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
<input type="checkbox"/> 0100	0000	LDW @R06, R10	0100	0
<input type="checkbox"/> 0105	0005	SUB #42, R03	0100	1
<input type="checkbox"/> 0111	0011	MOV R03, R11	0100	0
<input type="checkbox"/> 0116	0016	ADD R03, R04	0100	1
<input type="checkbox"/> 0121	0021	MOV R04, R12	0100	0
<input type="checkbox"/> 0126	0026	LDW @R07, R13	0100	0
<input type="checkbox"/> 0131	0031	ADD R05, R06	0100	1
<input type="checkbox"/> 0136	0036	MOV R06, R14	0100	0
<input checked="" type="checkbox"/> 0141	0041	HLT	0100	2

Cache - Pipeline | Execution Unit |

Pipeline
☒ Single pipeline ☐ Dual pipeline
 Select pipeline
 SHOW PIPELINE...

 Cache
 Select cache type
 SHOW CACHE...

PROGRAM LIST

Name	Base	Start	Type
pipeline	0100	0000	R

LOAD COMPILED CODE IN MEMORY SHOW PROGRAM DATA MEMORY...

REMOVE PROGRAM REMOVE ALL PROGRAMS

CREATE PROGRAM INSTANCE DELETE PROGRAM INSTANCE

SPECIAL CPU REGISTERS

PC: 42 SR: 1
 SP: S096 BR: 100
 SR Status Flag:
 OV ☐ Z ☒ N ☐
 CPU Mode: User ☒ Kernel
 IR: HLT
 MAR: 141
 MDR: HLT
 PROGRAM STACK (RAM)

GENERAL PURPOSE CPU REGISTERS

Reg	Val (D)	C	Val (D)
<input type="checkbox"/> R00	0		
<input type="checkbox"/> R01	0		
<input type="checkbox"/> R02	0		
<input type="checkbox"/> R03	-42		
<input type="checkbox"/> R04	-42		
<input type="checkbox"/> R05	0		
<input type="checkbox"/> R06	0		
<input type="checkbox"/> R07	0		
<input type="checkbox"/> R08	0		
<input type="checkbox"/> R09	0		
<input type="checkbox"/> R10	0		
<input type="checkbox"/> R11	-42		
<input type="checkbox"/> R12	-42		
<input type="checkbox"/> R13	0		
<input type="checkbox"/> R14	0		
<input type="checkbox"/> R15	0		
<input type="checkbox"/> R16	0		
<input type="checkbox"/> R17	0		
<input type="checkbox"/> R18	0		
<input type="checkbox"/> R19	0		
<input type="checkbox"/> R20	0		
<input type="checkbox"/> R21	0		
<input type="checkbox"/> R22	0		
<input type="checkbox"/> R23	0		
<input type="checkbox"/> R24	0		

Program | Instructions | Optimize - Assemble

ADD NEW... SHOW... UNDO

INSERT ABOVE... MOVE DOWN EDIT...

INSERT BELOW... MOVE UP DELETE

COPY PASTE ABOVE PASTE BELOW

Program Control | CPU View | CPU Help |

STEP ☒ by instruction ☐ by single tick

Fast

RUN RESET PROGRAM

STOP Slow SHOW PCB...

Advanced | New CPU |

COMPILER... OS 0...

INPUT OUTPUT... VIRTUAL OS...

INTERRUPTS...

Registers | Program Stack | Watch |

Reg Value: CHANGE RESET ALL

Show Reg Access Status: ☐

Select Register Set Size: 32

CPU INSTRUCTIONS IN MEMORY (RAM)

PAdd	LAdd	Instruction	Base	T
<input type="checkbox"/>	0100	0000 LDW @R06, R10	0100	0
<input type="checkbox"/>	0105	0005 SUB #42, R03	0100	1
<input type="checkbox"/>	0111	0011 MOV R03, R11	0100	0
<input type="checkbox"/>	0116	0016 ADD R03, R04	0100	1
<input type="checkbox"/>	0121	0021 MOV R04, R12	0100	0
<input type="checkbox"/>	0126	0026 LDW @R07, R13	0100	0
<input type="checkbox"/>	0131	0031 ADD R05, R06	0100	1
<input type="checkbox"/>	0136	0036 MOV R06, R14	0100	0
<input checked="" type="checkbox"/>	0141	0041 HLT	0100	2

Instruction Pipeline: CPU 0

LAdd Instruction Pipeline Stages

LAdd	Instruction	Fetch	Decode	Read Operands	Execute	Write Result
0105	SUB #42, R03					
0111	MOV R03, R11					
0116	ADD R03, R04					
0121	MOV R04, R12					
0126	LDW @R07, R13					
0131	ADD R05, R06					
0136	MOV R06, R14					
0141	HLT					

Statistics

Clocks	20	Busy Stages	19
Inst. Count	9	Data Hazards	7
CPI	2.22	Control Hazards	0
SF	2.25	Inst. Syncs	1

Colour Code

Pipeline Stages:	Fetch	Decode	Read Operands	Execute	Write Result
Pipeline Bubbles:	Stage Busy	Data Hazard	Control Hazard	Inst. Seq. Sync.	

Control

Stay on top ☐ No instruction pipeline ☐ No history recording ☒ Do not insert bubbles ☐ Enable hazard sounds ☐ Pipeline stages Stop at instruction LAdd

History

Optimizations

Enable operand forwarding ☐ Suspend ☐ Enable jump prediction ☐ Suspend ☐

