# **Digital Design and Computer Organization Laboratory UE19CS206**

## 3<sup>rd</sup> Semester, Academic Year 2020-21

Date:

Name : TUSHAR Y S	SRN : PES1UG19CS545	Section : I

Week #:9 **Experiment Number: 8** 

### **Title of the Program: Microprocessor control logic-2**

```
Code:
module nor5 (input wire [0:4] i, output wire o);
 wire t;
 or3 or3_0 (i[0], i[1], i[2], t);
 nor3 nor3_0 (t, i[3], i[4], o);
endmodule
module ir (input wire clk, reset, load, input wire [15:0] din, output wire [15:0] dout);
 dfrl dfrl 0 (clk, reset, load, din['h0], dout['h0]);
 dfrl dfrl_1 (clk, reset, load, din['h1], dout['h1]);
 dfrl dfrl_2 (clk, reset, load, din['h2], dout['h2]);
 dfrl dfrl 3 (clk, reset, load, din['h3], dout['h3]);
 dfrl dfrl 4 (clk, reset, load, din['h4], dout['h4]);
```

```
dfrl dfrl 5 (clk, reset, load, din['h5], dout['h5]);
 dfrl dfrl 6 (clk, reset, load, din['h6], dout['h6]);
 dfrl dfrl 7 (clk, reset, load, din['h7], dout['h7]);
 dfrl dfrl 8 (clk, reset, load, din['h8], dout['h8]);
 dfrl dfrl 9 (clk, reset, load, din['h9], dout['h9]);
 dfrl dfrl a (clk, reset, load, din['ha], dout['ha]);
 dfrl dfrl b (clk, reset, load, din['hb], dout['hb]);
 dfrl dfrl_c (clk, reset, load, din['hc], dout['hc]);
 dfrl dfrl d (clk, reset, load, din['hd], dout['hd]);
 dfrl dfrl e (clk, reset, load, din['he], dout['he]);
 dfrl dfrl f (clk, reset, load, din['hf], dout['hf]);
endmodule
module control logic (input wire clk, reset, input wire [15:0] cur ins, output wire [2:0]
rd addr a, rd addr b, wr addr,
 output wire [1:0] op, output wire sel, jump, pc inc, load ir, wr reg);
// Copy your assignment 3 logic here and modify.
 wire u,w,s,wr reg1,wr reg2,alu ins,ld ins,ld ins ,fi,fo,el,eo,ef;
 assign rd addr a=cur ins[2:0];
 assign rd addr b=cur ins[5:3];
 assign wr_addr=cur_ins[8:6];
 assign op = cur ins[10:9];
 invert i1(cur ins[15],u);
 invert i2(cur ins[10],w);
 invert i3(cur ins[14],s);
 invert i4(ld ins,ld ins );
```

```
and2 a1(cur ins[15],s,ld ins);
 nor5 n5({cur ins[15],cur ins[14],cur ins[13],cur ins[12],cur ins[11]},alu ins);
 and3 a2(cur_ins[14],u,ef,jump);
 dfrl d1(clk,reset,1'b1,fo,eo);
 and2 a3(ld_ins_,eo,ef);
 and2 a4(ef,alu ins,wr reg1);
 or2 o3(wr_reg1,wr_reg2,wr_reg);
 and2 a5(eo,ld_ins,el);
 and2 a6(ld ins,el,wr reg2);
 nand2 n1(el,ld_ins,sel);
 dfrl d2(clk,reset,1'b1,el,lo);
 or2 o1(lo,ef,fi);
 dfsl d3(clk,reset,1'b1,fi,fo);
 assign load_ir = fo;
 or2 o2(load ir,el,pc inc);
endmodule
module mproc (input wire clk, reset, input wire [15:0] d in, output wire [6:0] addr, output wire
[15:0] d_out);
 wire pc inc, cout, cout, sub, sel, sel addr; wire [2:0] rd addr a, rd addr b, wr addr; wire
[1:0] op; wire [8:0] addr;
 wire [15:0] cur_ins, d_out_a, d_out_b;
 and2 and2 0 (jump, cout, sub);
 pc pc 0 (clk, reset, pc inc, 1'b0, sub, {8'b0, cur ins[7:0]}, { addr, addr});
 ir ir 0 (clk, reset, load ir, d in, cur ins);
```

control\_logic control\_logic\_0 (clk, reset, cur\_ins, rd\_addr\_a, rd\_addr\_b, wr\_addr, op, sel,
jump, pc\_inc, load\_ir, wr\_reg);

reg\_alu reg\_alu\_0 (clk, reset, sel, wr\_reg, op, rd\_addr\_a, rd\_addr\_b, wr\_addr, d\_in, d\_out\_a,
d\_out\_b, cout);

assign d\_out = d\_out\_a;

endmodule

### **Output waveform**

