Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 1/2/2021

Name: TUSHAR Y S	SRN:	Section	
	PES1UG19CS545	I	
Week#2	Program Number: _ 1		
Based on the value of the	number in RO, Write an ALP to store	e 1 in R1 if	
RO is zero, Store 2 in R1 if	R0 is positive, Store 3 in R1 if R0 is r	negative.	
ARM Assembly Code:			
Case 1 (zero):			
.text			
MOV R0,#0			
CMP R0,#0			
BEQ c1			
BMI c2			
MOV R1,#2			
SWI 0x11			
c1:			
MOV R1,#1			
SWI 0x11			


c2:

MOV R1,#3

SWI 0x11

.end

Output:



Case 2 (positive number):

.text

MOV R0,#18

CMP R0,#0

BEQ c1

BMI c2

MOV R1,#2

SWI 0x11

c1:

MOV R1,#1

SWI 0x11

c2:


MOV R1,#3

SWI 0x11

.end

```
a1.s
General Purpose Floating Point
                                                      .text
                               00001000:E3A00012
                                                             MOV RO,#18
        Hexadecimal
                               00001004:E3500000
                                                             CMP R0,#0
                                                             BEQ c1
BMI c2
                               00001008:0A000002
       Unsigned Decimal
                               0000100C:4A000003
                               00001010:E3A01002
        Signed Decimal
                                                             MOV R1,#2
                               00001014:EF000011
                                                             SWI 0x11
R0
R1
R2
        :00000012
                               00001018:
                                                             c1:
        :00000002
                               00001018:E3A01001
                                                                     MOV R1,#1
SWI 0x11
        :00000000
                               0000101C:EF000011
R3
R4
R5
        :00000000
                               00001020:
        :00000000
                                                             c2:
                               00001020:E3A01003
                                                                     MOV R1,#3
SWI 0x11
        :00000000
                               00001024:EF000011
R6
        :00000000
                                                     .end
R7
        :00000000
R8
        :00000000
        :00000000
R9
R10(s1):00000000
R11(fp):00000000
R12(ip):00000000
R13(sp):00005400
R14(lr):00000000
R15 (pc):00001014
CPSR Register
Negative(N):0
Zero(Z)
Carry (C)
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb (T)
             : 0
CPV Mode
             :System
0x200000df
```

```
Case 3 (negative number):
.text
     MOV R0,#-18
     CMP R0,#0
     BEQ c1
     BMI c2
     MOV R1,#2
     SWI 0x11
     c1:
           MOV R1,#1
           SWI 0x11
     c2:
           MOV R1,#3
           SWI 0x11
.end
Output:
```



Week#____2 Program Number: _ 2____

Write an ALP to compare the value of RO and R1, add if RO = R1, else subtract.

ARM Assembly Code:

Case 1:

.text

MOV R0,#13

MOV R1,#13

CMP RO,R1

BEQ equal

SUB R2,R0,R1

SWI 0x11


equal:

ADD R2,R1,R0

SWI 0x11

.end

Output:



Case 2:

.text

MOV R0,#10

MOV R1,#4

CMP RO,R1

BEQ equal

SUB R2,R0,R1

SWI 0x11

equal:


ADD R2,R1,R0

SWI 0x11

.end

```
a2.s
General Purpose Floating Point
                                                    .text
                               00001000:E3A0000A
                                                            MOV R0,#10
        Hexadecimal
                              00001004:E3A01004
                                                            MOV R1,#4
                               00001008:E1500001
                                                            CMP RO,R1
      Unsigned Decimal
                                                            BEQ equal
SUB R2,R0,R1
                              0000100C:0A000001
       Signed Decimal
                              00001010:E0402001
R0
R1
R2
        :0000000a
                              00001014:EF000011
                                                            SWI 0x11
                               00001018:
                                                            equal:
        :00000004
                              00001018:E0812000
                                                                    ADD R2,R1,R0
        :00000006
                              0000101C:EF000011
                                                                    SWI 0x11
R3
        :00000000
                                                    .end
R4
        :00000000
        :00000000
R6
        :00000000
R7
        :00000000
R8
        :00000000
        :00000000
R10(s1):00000000
R11(fp):00000000
R12(ip):00000000
R13(sp):00005400
R14(lr):00000000
R15 (pc):00001014
CPSR Register
Negative(N):0
Zero(Z)
Carry (C)
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb (T)
             : 0
CPU Mode
             :System
0x200000df
```

Wee	k#	2	Program Number: _	3
			of a number stored in R0. d STR instructions). Use o	
ARM	Asser	mbly Code:		
.text				
	MOV	R0,#3		
	MOV	R1,R0		
	CMP F	R1,#1		
	BEQ j()		
	j1:			
		SUB R1,R1,#1		
		MUL R2,R1,R0		
		MOV R0,R2		
		CMP R1,#1		
		BNE j1		
		BEQ j0		
	j0:			
		SWI 0x11		
.end				
Outpu	ıt:			



Week#____2 Program Number: _ 4a____

Write an ALP to add two 32 bit numbers loaded from memory and store the result in memory.

ARM Assembly Code:

.text

LDR RO,=A

LDR R1,=B

LDR R2,=C

LDR R3,[R0]

LDR R4,[R1]

ADD R5,R4,R3

STR R5,[R2]

SWI 0x11


.data

A:.WORD 50

B:.WORD 100

C:.WORD 0

Output:



Week#____2 Program Number: _ 4b____

Write an ALP to add two 16 bit numbers loaded from memory and store the result in memory.

ARM Assembly Code:

.text

LDR RO,=A

LDR R1,=B

LDR R2,=C

LDRH R3,[R0]

LDRH R4,[R1]

ADD R5,R4,R3

STRH R5,[R2]


SWI 0x11

.data

A:.HWORD 5

B:.HWORD 10

C:.HWORD 0




Week#_	2	[Program Numbe	r: _	5a_		_
			numbers (without oregisters. Use only	_		and	STR
ARM Asse	mbly Code:						
.text							
MOV	R0,#100						
MOV	R1,#5						
MOV	R2,R0						
MOV	R3,R1						
L1:							
	CMP R2,R3						
	BEQ OUT						
	BLT L2						
	SUB R2,R2,R	3					
	CMP R3,R2						
	BEQ OUT						
	BNE L1						
L2:							
	SUB R3,R3,R	2					
	CMP R3,R2						
	BEQ OUT						
	BNE L1						
OUT:							

SWI 0x11

.end

Output:



Week#____2___ Program Number: _ 5b_____

Write an ALP to find the GCD of given numbers (both numbers in memory) Store result in memory.

ARM Assembly Code:

Ex 1 (A=B):

.text

LDR RO,=A

LDR R1,=B

```
LDR R2,[R0]
     LDR R3,[R1]
     L1:
           CMP R2,R3
           BEQ OUT
           BLT L2
           SUB R2,R2,R3
           CMP R3,R2
           BEQ OUT
           BNE L1
     L2:
          SUB R3,R3,R2
           CMP R3,R2
           BEQ OUT
           BNE L1
     OUT:
           SWI 0x11
.data
     A:.WORD 55
     B:.WORD 55
     C:.WORD 0
Output:
```

```
a5b.s
General Purpose Floating Point
                                                            .text
                                                                    LDR R0,=A
LDR R1,=B
LDR R2,[R0]
LDR R3,[R1]
                                   00001000:E59F0038
          Hexadecimal
                                   00001004:E59F1038
                                   00001008:E5902000
        Unsigned Decimal
                                   0000100C:E5913000
         Signed Decimal
                                   00001010:
                                                                              CMP R2,R3
BEQ OUT
BLT L2
SUB R2,R2,R3
CMP R3,R2
BEQ OUT
BNE L1
          :00001048
                                   00001010:E1520003
R0
R1
R2
R3
R4
R5
                                   00001014:0A000008
          :0000104c
                                   00001018:BA000003
          :00000037
                                   0000101C:E0422003
          :00000037
                                   00001020:E1530002
          :00000000
                                   00001024:0A000004
         :00000000
                                   00001028:1AFFFFF8
R6
          :00000000
                                   0000102C:
                                                                     L2:
R7
          :00000000
                                                                              SUB R3,R3,R2
CMP R3,R2
                                   0000102C:E0433002
R8
          :00000000
                                   00001030:E1530002
         :00000000
R9
                                   00001034:0A000000
                                                                              BEQ OUT
BNE L1
R10(s1):00000000
                                   00001038:1AFFFFF4
R11(fp):00000000
                                   0000103C:
                                                                    OUT:
                                   0000103C:EF000011
R12(ip):00000000
                                                                              SWI 0x11
R13(sp):00005400
                                                            .data
R14(lr):00000000
                                                                    A:.WORD 55
B:.WORD 55
C:.WORD 0
                                   00001048:
R15 (pc):0000103c
                                   0000104C:
                                   00001050:
CPSR Register
Negative(N):0
Zero(Z):1
Carry (C)
Overflow (V):0
IRQ Disable:1
FIQ Disable:1
Thumb (T)
               : 0
CPU Mode
               :System
0x600000df
```

```
Ex 2 (A>B):
.text

LDR R0,=A

LDR R1,=B

LDR R2,[R0]

LDR R3,[R1]

L1:

CMP R2,R3

BEQ OUT

BLT L2

SUB R2,R2,R3

CMP R3,R2
```

BEQ OUT

BNE L1

L2:

SUB R3,R3,R2

CMP R3,R2

BEQ OUT

BNE L1

OUT:


SWI 0x11

.data

A:.WORD 55

B:.WORD 10


C:.WORD 0



```
Ex 3 (A<B):
.text
     LDR RO,=A
     LDR R1,=B
     LDR R2,[R0]
     LDR R3,[R1]
     L1:
           CMP R2,R3
           BEQ OUT
           BLT L2
           SUB R2,R2,R3
           CMP R3,R2
           BEQ OUT
           BNE L1
     L2:
           SUB R3,R3,R2
           CMP R3,R2
           BEQ OUT
           BNE L1
     OUT:
           SWI 0x11
.data
     A:.WORD 20
     B:.WORD 30
```

C:.WORD 0

Output:



Week#____2___ Program Number: _ 6a_____

Write an ALP to add an array of ten 32 bit numbers from memory.

ARM Assembly Code:

.text

LDR RO,=A

LDR R1,=B

LDR R4,[R1]

MOV R3,#0

L:

LDR R2,[R0],#4

ADD R3,R3,R2

SUB R4,R4,#1

CMP R4,#0

BEQ OUT

BNE L

OUT:SWI 0x11

.data


A:.WORD 1,3,5,7,9,11,13,15,17,19

B:.WORD 10

```
a6a.s
General Purpose Floating Point
                                                   .text
                              00001000:E59F0024
                                                           LDR RO,=A
        Hexadecimal
                              00001004:E59F1024
                                                           LDR R1,=B
                              00001008:E5914000
                                                           LDR R4, [R1]
      Unsigned Decimal
                                                           MOV R3,#0
                              0000100C:E3A03000
       Signed Decimal
                              00001010:
        :0000105c
                              00001010:E4902004
                                                                   LDR R2, [R0], #4
                                                                   ADD R3,R3,R2
R1
        :0000105c
                              00001014:E0833002
R2
                              00001018:E2444001
                                                                   SUB R4,R4,#1
        :0000013
                              0000101C:E3540000
                                                                   CMP R4,#0
R3
        :00000064
                              00001020:0A000000
                                                                  BEQ OUT
R4
        :00000000
                              00001024:1AFFFFF9
                                                                   BNE L
R5
        :00000000
                              00001028:EF000011
                                                           OUT:SWI 0x11
R6
        :00000000
                                                   .data
R7
        :00000000
                              00001034:
                                                           A:.WORD 1,3,5,7,9,11,13,15,17,19
        :00000000
                              0000105C:
                                                           B:.WORD 10
R9
        :00000000
R10(s1):00000000
R11(fp):00000000
R12(ip):00000000
R13(sp):00005400
R14(lr):00000000
R15 (pc):00001028
CPSR Register
Negative(N):0
Zero(Z)
            :1
Carry (C)
            :1
Overflow (V):0
IRQ Disable:1
FIQ Disable:1
Thumb (T)
            : 0
CPU Mode
            :System
0x600000df
```

Wee	k#	2		Progra	m Num	ber: _	6b
			-			_	from memory tead of .word)
ARM .	Asser	mbly Code	:				
.text							
	LDR R	0,=A					
	LDR R	1,=B					
	LDRB	R4,[R1]					
	MOV	R3,#0					
	L1:						
		LDRB R2,[R	0]				
		ADD R3,R3,	R2				
		SUB R4,R4,	#1				
		CMP R4,#0					
		BEQ L2					
		ADD RO,RO,	#1				
		BNE L1					
	L2:						
		SWI 0x11					
.data							
	A:.BY	TE 2,4,6,8,10)				
	B:.BY	ΓE 5					

Output:



Week#____2_

Program Number: _ 7____

Write an ALP to multiply using barrel shifter.

35*R0

ARM Assembly Code:

.text

MOV R0,#10

MOV R1,R0,LSL #5


ADD R2,R0,R0,LSL #1

ADD R3,R1,R2

SWI 0x11

.end

Output:



Week#____2 Program Nu

Program Number: _ 8_____

Write an ALP to evaluate the expression (A+B) + (3*B), where A and B are memory location.

* Use LSL instruction for multiplication

ARM Assembly Code:

.text

LDR RO,=A

LDR R1,=B

LDR R2,[R0]

LDR R3,[R1]


ADD R5,R2,R3,LSL #2

SWI 0x11

.data

A:.WORD 2

B:.WORD 10



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Tushar

Name: TUSHAR Y S

SRN: PES1UG19CS545

Section: I

Date: 1/2/2021